Mohammed S Haque

Array ( [id] => 5073048 [patent_doc_number] => 20070013023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-18 [patent_title] => 'Isolation structure configurations for modifying stresses in semiconductor devices' [patent_app_type] => utility [patent_app_number] => 11/525982 [patent_app_country] => US [patent_app_date] => 2006-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 4560 [patent_no_of_claims] => 130 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20070013023.pdf [firstpage_image] =>[orig_patent_app_number] => 11525982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5440626 [patent_doc_number] => 20090092265 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'AUDIO DOSAGE CONTROL' [patent_app_type] => utility [patent_app_number] => 12/066850 [patent_app_country] => US [patent_app_date] => 2006-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5959 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20090092265.pdf [firstpage_image] =>[orig_patent_app_number] => 12066850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5152091 [patent_doc_number] => 20070034973 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-15 [patent_title] => 'Methods and Apparatus for Operating a Transistor Using a Reverse Body Bias' [patent_app_type] => utility [patent_app_number] => 11/461825 [patent_app_country] => US [patent_app_date] => 2006-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4930 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20070034973.pdf [firstpage_image] =>[orig_patent_app_number] => 11461825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 393925 [patent_doc_number] => 07297618 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-11-20 [patent_title] => 'Fully silicided gate electrodes and method of making the same' [patent_app_type] => utility [patent_app_number] => 11/460762 [patent_app_country] => US [patent_app_date] => 2006-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4914 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/297/07297618.pdf [firstpage_image] =>[orig_patent_app_number] => 11460762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5300323 [patent_doc_number] => 20090294975 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'Package for a Die' [patent_app_type] => utility [patent_app_number] => 11/989270 [patent_app_country] => US [patent_app_date] => 2006-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1493 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20090294975.pdf [firstpage_image] =>[orig_patent_app_number] => 11989270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4930485 [patent_doc_number] => 20080001260 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'MOSFETS COMPRISING SOURCE/DRAIN RECESSES WITH SLANTED SIDEWALL SURFACES, AND METHODS FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/427491 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5982 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20080001260.pdf [firstpage_image] =>[orig_patent_app_number] => 11427491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5139045 [patent_doc_number] => 20070001261 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Substrate and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/476231 [patent_app_country] => US [patent_app_date] => 2006-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3929 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20070001261.pdf [firstpage_image] =>[orig_patent_app_number] => 11476231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5008064 [patent_doc_number] => 20070278541 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-06 [patent_title] => 'Spacer engineering on CMOS devices' [patent_app_type] => utility [patent_app_number] => 11/446912 [patent_app_country] => US [patent_app_date] => 2006-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3702 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20070278541.pdf [firstpage_image] =>[orig_patent_app_number] => 11446912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9140816 [patent_doc_number] => 08581279 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-12 [patent_title] => 'Light-emitting diode chip comprising a contact structure' [patent_app_type] => utility [patent_app_number] => 11/921530 [patent_app_country] => US [patent_app_date] => 2006-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 9015 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11921530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 143169 [patent_doc_number] => 07692273 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-06 [patent_title] => 'Electronic component comprising electrodes and ring residue' [patent_app_type] => utility [patent_app_number] => 11/443192 [patent_app_country] => US [patent_app_date] => 2006-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7510 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/692/07692273.pdf [firstpage_image] =>[orig_patent_app_number] => 11443192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202334 [patent_doc_number] => 20070023813 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING UPPER ELECTRODE AND METHOD OF FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/383152 [patent_app_country] => US [patent_app_date] => 2006-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 4039 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20070023813.pdf [firstpage_image] =>[orig_patent_app_number] => 11383152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5625486 [patent_doc_number] => 20060263991 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING SHALLOW TRENCH ISOLATION STRUCTURE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/383141 [patent_app_country] => US [patent_app_date] => 2006-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5319 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20060263991.pdf [firstpage_image] =>[orig_patent_app_number] => 11383141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5014128 [patent_doc_number] => 20070257336 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-08 [patent_title] => 'MOSFET having a channel region with enhanced stress and method of forming same' [patent_app_type] => utility [patent_app_number] => 11/429592 [patent_app_country] => US [patent_app_date] => 2006-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4433 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20070257336.pdf [firstpage_image] =>[orig_patent_app_number] => 11429592 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5680876 [patent_doc_number] => 20060197143 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Apparatus and method for split transistor memory having improved endurance' [patent_app_type] => utility [patent_app_number] => 11/416584 [patent_app_country] => US [patent_app_date] => 2006-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4989 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20060197143.pdf [firstpage_image] =>[orig_patent_app_number] => 11416584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5916482 [patent_doc_number] => 20060237758 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/410012 [patent_app_country] => US [patent_app_date] => 2006-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2698 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20060237758.pdf [firstpage_image] =>[orig_patent_app_number] => 11410012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4433130 [patent_doc_number] => 07968887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Active matrix circuit substrate, method of manufacturing the same, and active matrix display including the active matrix circuit substrate' [patent_app_type] => utility [patent_app_number] => 11/279809 [patent_app_country] => US [patent_app_date] => 2006-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 3332 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/968/07968887.pdf [firstpage_image] =>[orig_patent_app_number] => 11279809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5884250 [patent_doc_number] => 20060273425 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'High density capacitor structure' [patent_app_type] => utility [patent_app_number] => 11/403392 [patent_app_country] => US [patent_app_date] => 2006-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2090 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20060273425.pdf [firstpage_image] =>[orig_patent_app_number] => 11403392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5123519 [patent_doc_number] => 20070235789 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-11 [patent_title] => 'Hybrid electrical contact' [patent_app_type] => utility [patent_app_number] => 11/400348 [patent_app_country] => US [patent_app_date] => 2006-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6764 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20070235789.pdf [firstpage_image] =>[orig_patent_app_number] => 11400348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5364747 [patent_doc_number] => 20090302306 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-10 [patent_title] => 'Nano Electronic Device and Fabricating Method of The Same' [patent_app_type] => utility [patent_app_number] => 12/223009 [patent_app_country] => US [patent_app_date] => 2006-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5293 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0302/20090302306.pdf [firstpage_image] =>[orig_patent_app_number] => 12223009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5700195 [patent_doc_number] => 20060216880 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-28 [patent_title] => 'FINFET devices and methods of fabricating FINFET devices' [patent_app_type] => utility [patent_app_number] => 11/384482 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3758 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0216/20060216880.pdf [firstpage_image] =>[orig_patent_app_number] => 11384482 [rel_patent_id] =>[rel_patent_doc_number] =>)