
Mohammed Shamsuzzaman
Examiner (ID: 5700, Phone: (571)270-1839 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2815, 2897 |
| Total Applications | 1270 |
| Issued Applications | 999 |
| Pending Applications | 109 |
| Abandoned Applications | 194 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20297798
[patent_doc_number] => 20250323041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => WAFER SINGULATION INCLUDING MULTIPLE LASER GROOVING
[patent_app_type] => utility
[patent_app_number] => 18/777772
[patent_app_country] => US
[patent_app_date] => 2024-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2137
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18777772
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/777772 | WAFER SINGULATION INCLUDING MULTIPLE LASER GROOVING | Jul 18, 2024 | Pending |
Array
(
[id] => 19560142
[patent_doc_number] => 20240371934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => SEMICONDUCTOR STRUCTURE WITH HYBRID NANOSTRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/772850
[patent_app_country] => US
[patent_app_date] => 2024-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10179
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18772850
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/772850 | SEMICONDUCTOR STRUCTURE WITH HYBRID NANOSTRUCTURES | Jul 14, 2024 | Pending |
Array
(
[id] => 20760006
[patent_doc_number] => 12652797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-09
[patent_title] => Method of forming semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 18/754195
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754195
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/754195 | Method of forming semiconductor memory device | Jun 25, 2024 | Issued |
Array
(
[id] => 19788534
[patent_doc_number] => 20250062213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/731988
[patent_app_country] => US
[patent_app_date] => 2024-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13533
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731988
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731988 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR PACKAGE | Jun 2, 2024 | Pending |
Array
(
[id] => 19467922
[patent_doc_number] => 20240321592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => METHOD OF ETCHING OBJECT AND ETCHING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/731643
[patent_app_country] => US
[patent_app_date] => 2024-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731643
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731643 | METHOD OF ETCHING OBJECT AND ETCHING DEVICE | Jun 2, 2024 | Abandoned |
Array
(
[id] => 19470517
[patent_doc_number] => 20240324187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => METHOD OF FORMING SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/731337
[patent_app_country] => US
[patent_app_date] => 2024-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4398
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731337
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731337 | Method of forming semiconductor memory device | Jun 1, 2024 | Issued |
Array
(
[id] => 20273396
[patent_doc_number] => 12443175
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Eco-efficiency (sustainability) dashboard for semiconductor manufacturing
[patent_app_type] => utility
[patent_app_number] => 18/679298
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8765
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679298 | Eco-efficiency (sustainability) dashboard for semiconductor manufacturing | May 29, 2024 | Issued |
Array
(
[id] => 19435992
[patent_doc_number] => 20240304490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => INTEGRATED TOOL LIFT
[patent_app_type] => utility
[patent_app_number] => 18/670338
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25328
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670338
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670338 | Integrated tool lift | May 20, 2024 | Issued |
Array
(
[id] => 20318083
[patent_doc_number] => 12456638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Methods and systems for temperature control for a substrate
[patent_app_type] => utility
[patent_app_number] => 18/666686
[patent_app_country] => US
[patent_app_date] => 2024-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7068
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18666686
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/666686 | Methods and systems for temperature control for a substrate | May 15, 2024 | Issued |
Array
(
[id] => 19604704
[patent_doc_number] => 20240395584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => HEAT TREATMENT APPARATUS AND SEMICONDUCTOR SUBSTRATE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/663429
[patent_app_country] => US
[patent_app_date] => 2024-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18663429
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/663429 | HEAT TREATMENT APPARATUS AND SEMICONDUCTOR SUBSTRATE MANUFACTURING METHOD | May 13, 2024 | Pending |
Array
(
[id] => 20055871
[patent_doc_number] => 20250194093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/661266
[patent_app_country] => US
[patent_app_date] => 2024-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4434
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18661266
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/661266 | SEMICONDUCTOR MEMORY DEVICE | May 9, 2024 | Pending |
Array
(
[id] => 20004884
[patent_doc_number] => 20250143106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/659933
[patent_app_country] => US
[patent_app_date] => 2024-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18659933
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/659933 | DISPLAY DEVICE | May 8, 2024 | Pending |
Array
(
[id] => 19619475
[patent_doc_number] => 20240405155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => METHOD FOR TRANSFERRING LIGHT-EMITTING ELEMENT AND METHOD FOR MANUFACTURING LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/658369
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658369
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658369 | METHOD FOR TRANSFERRING LIGHT-EMITTING ELEMENT AND METHOD FOR MANUFACTURING LIGHT-EMITTING DEVICE | May 7, 2024 | Pending |
Array
(
[id] => 20163033
[patent_doc_number] => 12389691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Low capacitance bidirectional transient voltage suppressor
[patent_app_type] => utility
[patent_app_number] => 18/655227
[patent_app_country] => US
[patent_app_date] => 2024-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 3562
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655227
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655227 | Low capacitance bidirectional transient voltage suppressor | May 3, 2024 | Issued |
Array
(
[id] => 20996866
[patent_doc_number] => 12745526
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-09-22
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 18/652639
[patent_app_country] => US
[patent_app_date] => 2024-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10866
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18652639
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/652639 | DISPLAY DEVICE | Apr 30, 2024 | Pending |
Array
(
[id] => 20312042
[patent_doc_number] => 20250329671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => RESISTANCE TEMPERATURE DETECTOR AT HYBRID BONDING INTERFACE
[patent_app_type] => utility
[patent_app_number] => 18/643025
[patent_app_country] => US
[patent_app_date] => 2024-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643025
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/643025 | RESISTANCE TEMPERATURE DETECTOR AT HYBRID BONDING INTERFACE | Apr 22, 2024 | Pending |
Array
(
[id] => 19546674
[patent_doc_number] => 20240363710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/641457
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12512
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641457
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641457 | SEMICONDUCTOR DEVICE | Apr 21, 2024 | Pending |
Array
(
[id] => 19366136
[patent_doc_number] => 20240268170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/641492
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641492
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641492 | Display device | Apr 21, 2024 | Issued |
Array
(
[id] => 19804147
[patent_doc_number] => 20250070072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => SEMICONDUCTOR PACKAGE COMPRISING DAM AND MULTI-LAYERED UNDER-FILL LAYER
[patent_app_type] => utility
[patent_app_number] => 18/640576
[patent_app_country] => US
[patent_app_date] => 2024-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9183
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18640576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/640576 | SEMICONDUCTOR PACKAGE COMPRISING DAM AND MULTI-LAYERED UNDER-FILL LAYER | Apr 18, 2024 | Pending |
Array
(
[id] => 20196693
[patent_doc_number] => 20250273403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => CAPACITOR AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/634972
[patent_app_country] => US
[patent_app_date] => 2024-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18634972
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/634972 | CAPACITOR AND ELECTRONIC DEVICE | Apr 13, 2024 | Pending |