
Moin M. Rahman
Examiner (ID: 10249, Phone: (571)272-5002 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898 |
| Total Applications | 991 |
| Issued Applications | 769 |
| Pending Applications | 125 |
| Abandoned Applications | 110 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19684237
[patent_doc_number] => 20250002782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => OXIDE FLUORESCENT MATERIAL AND LIGHT EMITTING DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/754365
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20756
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754365
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/754365 | OXIDE FLUORESCENT MATERIAL AND LIGHT EMITTING DEVICE USING THE SAME | Jun 25, 2024 | Pending |
Array
(
[id] => 20354681
[patent_doc_number] => 20250351533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => SEMICONDUCTOR DEVICE WITH ANTIFERROELECTRIC SPACER LAYERS AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/739619
[patent_app_country] => US
[patent_app_date] => 2024-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3346
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739619
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739619 | SEMICONDUCTOR DEVICE WITH ANTIFERROELECTRIC SPACER LAYERS AND METHOD FOR FABRICATING THE SAME | Jun 10, 2024 | Pending |
Array
(
[id] => 19646448
[patent_doc_number] => 20240420968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => METHODS FOR FORMING A POWER SEMICONDUCTOR MODULE ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/738124
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738124
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738124 | METHODS FOR FORMING A POWER SEMICONDUCTOR MODULE ARRANGEMENT | Jun 9, 2024 | Pending |
Array
(
[id] => 20399051
[patent_doc_number] => 20250374526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => HIGH BANDWIDTH MEMORY WITH SUB 4F2 CELLS
[patent_app_type] => utility
[patent_app_number] => 18/678912
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18678912
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/678912 | HIGH BANDWIDTH MEMORY WITH SUB 4F2 CELLS | May 29, 2024 | Pending |
Array
(
[id] => 19422365
[patent_doc_number] => 20240298489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/663715
[patent_app_country] => US
[patent_app_date] => 2024-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18663715
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/663715 | Display device | May 13, 2024 | Issued |
Array
(
[id] => 20354680
[patent_doc_number] => 20250351532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => SEMICONDUCTOR DEVICE WITH ANTIFERROELECTRIC SPACER LAYERS AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/662012
[patent_app_country] => US
[patent_app_date] => 2024-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3346
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18662012
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/662012 | SEMICONDUCTOR DEVICE WITH ANTIFERROELECTRIC SPACER LAYERS AND METHOD FOR FABRICATING THE SAME | May 12, 2024 | Pending |
Array
(
[id] => 19420999
[patent_doc_number] => 20240297123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => SEMICONDUCTOR POWER MODULE, MOTOR CONTROLLER, AND VEHICLE
[patent_app_type] => utility
[patent_app_number] => 18/661659
[patent_app_country] => US
[patent_app_date] => 2024-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18661659
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/661659 | SEMICONDUCTOR POWER MODULE, MOTOR CONTROLLER, AND VEHICLE | May 11, 2024 | Pending |
Array
(
[id] => 19392884
[patent_doc_number] => 20240282754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => BONDED SEMICONDUCTOR DEVICES HAVING PROCESSOR AND DYNAMIC RANDOM-ACCESS MEMORY AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/648971
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648971
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/648971 | Bonded semiconductor devices having processor and dynamic random-access memory and methods for forming the same | Apr 28, 2024 | Issued |
Array
(
[id] => 19349199
[patent_doc_number] => 20240258163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => MITIGATING PATTERN COLLAPSE
[patent_app_type] => utility
[patent_app_number] => 18/635089
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9227
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635089
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635089 | MITIGATING PATTERN COLLAPSE | Apr 14, 2024 | Pending |
Array
(
[id] => 20299506
[patent_doc_number] => 20250324749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => Reduction of the Floating Body Effect in N-Type MOSFET Devices
[patent_app_type] => utility
[patent_app_number] => 18/631597
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631597
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/631597 | Reduction of the Floating Body Effect in N-Type MOSFET Devices | Apr 9, 2024 | Pending |
Array
(
[id] => 20030991
[patent_doc_number] => 20250169213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => IMAGE SENSING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/632033
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18632033
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/632033 | IMAGE SENSING DEVICE | Apr 9, 2024 | Pending |
Array
(
[id] => 19926444
[patent_doc_number] => 12300740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Metal layer protection during wet etching
[patent_app_type] => utility
[patent_app_number] => 18/624725
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 2376
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624725
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624725 | Metal layer protection during wet etching | Apr 1, 2024 | Issued |
Array
(
[id] => 19484425
[patent_doc_number] => 20240332467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => LIGHT EMITTING APPARATUS AND DISPLAY APPARATUS INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/616758
[patent_app_country] => US
[patent_app_date] => 2024-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18616758
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/616758 | LIGHT EMITTING APPARATUS AND DISPLAY APPARATUS INCLUDING THE SAME | Mar 25, 2024 | Pending |
Array
(
[id] => 19305575
[patent_doc_number] => 20240234155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SINGULATION OF SILICON CARBIDE SEMICONDUCTOR WAFERS
[patent_app_type] => utility
[patent_app_number] => 18/613913
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613913
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613913 | SINGULATION OF SILICON CARBIDE SEMICONDUCTOR WAFERS | Mar 21, 2024 | Pending |
Array
(
[id] => 19468290
[patent_doc_number] => 20240321960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => MULTI-STACK SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/613324
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18406
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613324
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613324 | MULTI-STACK SEMICONDUCTOR DEVICE | Mar 21, 2024 | Pending |
Array
(
[id] => 19987022
[patent_doc_number] => 20250125244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => INTERPOSER CONNECTION STRUCTURES BASED ON WIRE BONDING
[patent_app_type] => utility
[patent_app_number] => 18/605481
[patent_app_country] => US
[patent_app_date] => 2024-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9204
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18605481
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/605481 | INTERPOSER CONNECTION STRUCTURES BASED ON WIRE BONDING | Mar 13, 2024 | Pending |
Array
(
[id] => 19351298
[patent_doc_number] => 20240260262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => 3D SEMICONDUCTOR MEMORY DEVICES AND STRUCTURES WITH MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/594804
[patent_app_country] => US
[patent_app_date] => 2024-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16853
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18594804
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/594804 | 3D SEMICONDUCTOR MEMORY DEVICES AND STRUCTURES WITH MEMORY CELLS | Mar 3, 2024 | Abandoned |
Array
(
[id] => 20011281
[patent_doc_number] => 20250149503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/590958
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18590958
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/590958 | PACKAGE STRUCTURE | Feb 28, 2024 | Pending |
Array
(
[id] => 20719884
[patent_doc_number] => 12635155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-19
[patent_title] => Methods for making bipolar junction transistors including emitter-base and base-collector superlattices
[patent_app_type] => utility
[patent_app_number] => 18/442178
[patent_app_country] => US
[patent_app_date] => 2024-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 2293
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18442178
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/442178 | Methods for making bipolar junction transistors including emitter-base and base-collector superlattices | Feb 14, 2024 | Issued |
Array
(
[id] => 19698512
[patent_doc_number] => 20250017057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/440420
[patent_app_country] => US
[patent_app_date] => 2024-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18440420
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/440420 | DISPLAY DEVICE | Feb 12, 2024 | Pending |