
Moin M. Rahman
Examiner (ID: 8907, Phone: (571)272-5002 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898 |
| Total Applications | 988 |
| Issued Applications | 764 |
| Pending Applications | 127 |
| Abandoned Applications | 110 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19487400
[patent_doc_number] => 12107126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Steep sloped vertical tunnel field-effect transistor
[patent_app_type] => utility
[patent_app_number] => 17/747947
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6168
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17747947
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/747947 | Steep sloped vertical tunnel field-effect transistor | May 17, 2022 | Issued |
Array
(
[id] => 18251004
[patent_doc_number] => 20230078043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/737132
[patent_app_country] => US
[patent_app_date] => 2022-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17737132
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/737132 | Display device | May 4, 2022 | Issued |
Array
(
[id] => 20134036
[patent_doc_number] => 12376367
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Threshold voltage tuning for fin-based integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 17/734327
[patent_app_country] => US
[patent_app_date] => 2022-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 7555
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17734327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/734327 | Threshold voltage tuning for fin-based integrated circuit device | May 1, 2022 | Issued |
Array
(
[id] => 19376737
[patent_doc_number] => 12068317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Integrated circuit with anti-punch through control
[patent_app_type] => utility
[patent_app_number] => 17/727620
[patent_app_country] => US
[patent_app_date] => 2022-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8967
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17727620
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/727620 | Integrated circuit with anti-punch through control | Apr 21, 2022 | Issued |
Array
(
[id] => 18731412
[patent_doc_number] => 20230345720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => MULTI-TIER MEMORY DEVICE WITH ROUNDED JOINT STRUCTURES AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/660278
[patent_app_country] => US
[patent_app_date] => 2022-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23306
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17660278
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/660278 | Multi-tier memory device with rounded joint structures and methods of making the same | Apr 21, 2022 | Issued |
Array
(
[id] => 18362316
[patent_doc_number] => 20230143907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => EPITAXY STRUCTURE INCLUDING A PLURALITY OF SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/720872
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8951
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17720872
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/720872 | EPITAXY STRUCTURE INCLUDING A PLURALITY OF SEMICONDUCTOR DEVICES | Apr 13, 2022 | Pending |
Array
(
[id] => 19178202
[patent_doc_number] => 20240164176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => DISPLAY PANEL AND REPAIRING METHOD OF DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/756650
[patent_app_country] => US
[patent_app_date] => 2022-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7029
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17756650
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/756650 | DISPLAY PANEL AND REPAIRING METHOD OF DISPLAY PANEL | Apr 12, 2022 | Pending |
Array
(
[id] => 18024617
[patent_doc_number] => 20220376116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => SEMICONDUCTOR DEVICES WITH ENHANCED SUBSTRATE ISOLATION
[patent_app_type] => utility
[patent_app_number] => 17/715887
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715887
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715887 | Semiconductor devices with enhanced substrate isolation | Apr 6, 2022 | Issued |
Array
(
[id] => 19229674
[patent_doc_number] => 12009318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Control of warpage using ABF GC cavity for embedded die package
[patent_app_type] => utility
[patent_app_number] => 17/714944
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 6483
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714944
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714944 | Control of warpage using ABF GC cavity for embedded die package | Apr 5, 2022 | Issued |
Array
(
[id] => 18305823
[patent_doc_number] => 20230109723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => 3D CIRCUIT STRUCTURE WITH STAIRSTEP CONTACT CONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 17/706232
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706232
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706232 | 3D circuit structure with stairstep contact configuration | Mar 27, 2022 | Issued |
Array
(
[id] => 20597990
[patent_doc_number] => 12581727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Electronic circuit and semiconductor module
[patent_app_type] => utility
[patent_app_number] => 17/703631
[patent_app_country] => US
[patent_app_date] => 2022-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6474
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17703631
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/703631 | Electronic circuit and semiconductor module | Mar 23, 2022 | Issued |
Array
(
[id] => 18653405
[patent_doc_number] => 20230299245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => TRANSPARENT STRUCTURAL COMPOSITES WITH ENCAPSULATED MICRO-LEDS
[patent_app_type] => utility
[patent_app_number] => 17/699696
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17699696
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/699696 | Transparent structural composites with encapsulated micro-LEDs | Mar 20, 2022 | Issued |
Array
(
[id] => 19399806
[patent_doc_number] => 12074194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-27
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/686014
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4565
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17686014
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/686014 | Semiconductor device | Mar 2, 2022 | Issued |
Array
(
[id] => 19767409
[patent_doc_number] => 12225725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Semiconductor devices and manufacturing methods of the same
[patent_app_type] => utility
[patent_app_number] => 17/650700
[patent_app_country] => US
[patent_app_date] => 2022-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 36
[patent_no_of_words] => 13989
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17650700
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/650700 | Semiconductor devices and manufacturing methods of the same | Feb 10, 2022 | Issued |
Array
(
[id] => 17630630
[patent_doc_number] => 20220165645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => UNIBODY LATERAL VIA
[patent_app_type] => utility
[patent_app_number] => 17/666959
[patent_app_country] => US
[patent_app_date] => 2022-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17666959
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/666959 | UNIBODY LATERAL VIA | Feb 7, 2022 | Pending |
Array
(
[id] => 20457438
[patent_doc_number] => 12520510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Schottky barrier diode
[patent_app_type] => utility
[patent_app_number] => 18/260520
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 1040
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18260520
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/260520 | Schottky barrier diode | Jan 27, 2022 | Issued |
Array
(
[id] => 19376799
[patent_doc_number] => 12068380
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Semiconductor structures and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/577037
[patent_app_country] => US
[patent_app_date] => 2022-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8558
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17577037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/577037 | Semiconductor structures and methods of forming the same | Jan 16, 2022 | Issued |
Array
(
[id] => 17963877
[patent_doc_number] => 20220344458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/571535
[patent_app_country] => US
[patent_app_date] => 2022-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8994
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17571535
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/571535 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING SEMICONDUCTOR STRUCTURE | Jan 9, 2022 | Abandoned |
Array
(
[id] => 17551548
[patent_doc_number] => 20220122890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => FINFET Gate Structure and Related Methods
[patent_app_type] => utility
[patent_app_number] => 17/568114
[patent_app_country] => US
[patent_app_date] => 2022-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568114
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568114 | FinFET gate structure and related methods | Jan 3, 2022 | Issued |
Array
(
[id] => 18061879
[patent_doc_number] => 20220392966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/568504
[patent_app_country] => US
[patent_app_date] => 2022-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12197
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568504 | DISPLAY DEVICE | Jan 3, 2022 | Pending |