
Moin M. Rahman
Examiner (ID: 8897)
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898 |
| Total Applications | 977 |
| Issued Applications | 755 |
| Pending Applications | 128 |
| Abandoned Applications | 110 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17189107
[patent_doc_number] => 20210335992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => CAPACITOR WITH MIM
[patent_app_type] => utility
[patent_app_number] => 17/369705
[patent_app_country] => US
[patent_app_date] => 2021-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5486
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17369705
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/369705 | Capacitor with MIM | Jul 6, 2021 | Issued |
Array
(
[id] => 19873828
[patent_doc_number] => 12266699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Quantum dot array devices with shared gates
[patent_app_type] => utility
[patent_app_number] => 17/368427
[patent_app_country] => US
[patent_app_date] => 2021-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 67
[patent_no_of_words] => 23825
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17368427
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/368427 | Quantum dot array devices with shared gates | Jul 5, 2021 | Issued |
Array
(
[id] => 19161367
[patent_doc_number] => 20240154074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => DISPLAY PANEL, METHOD FOR FABRICATING DISPLAY PANEL AND DISPLAYING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/775980
[patent_app_country] => US
[patent_app_date] => 2021-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17775980
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/775980 | DISPLAY PANEL, METHOD FOR FABRICATING DISPLAY PANEL AND DISPLAYING DEVICE | Jun 21, 2021 | Pending |
Array
(
[id] => 18068254
[patent_doc_number] => 20220399342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => THREE-DIMENSIONAL TRANSISTOR ARRANGEMENTS WITH RECESSED GATES
[patent_app_type] => utility
[patent_app_number] => 17/347735
[patent_app_country] => US
[patent_app_date] => 2021-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16376
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17347735
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/347735 | THREE-DIMENSIONAL TRANSISTOR ARRANGEMENTS WITH RECESSED GATES | Jun 14, 2021 | Abandoned |
Array
(
[id] => 17115666
[patent_doc_number] => 20210296263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE FOR IMPROVING DIE WARPAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/340317
[patent_app_country] => US
[patent_app_date] => 2021-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17340317
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/340317 | SEMICONDUCTOR PACKAGE STRUCTURE FOR IMPROVING DIE WARPAGE AND MANUFACTURING METHOD THEREOF | Jun 6, 2021 | Abandoned |
Array
(
[id] => 19567819
[patent_doc_number] => 12142600
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Display panel, method of manufacturing the display panel, and substrate
[patent_app_type] => utility
[patent_app_number] => 17/330622
[patent_app_country] => US
[patent_app_date] => 2021-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 9824
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330622
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330622 | Display panel, method of manufacturing the display panel, and substrate | May 25, 2021 | Issued |
Array
(
[id] => 17070776
[patent_doc_number] => 20210272993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => IMAGE SENSOR INCLUDING A PIXEL ARRAY HAVING PIXEL BLOCKS ARRANGED IN A ZIGZAG FORM
[patent_app_type] => utility
[patent_app_number] => 17/322131
[patent_app_country] => US
[patent_app_date] => 2021-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12593
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17322131
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/322131 | Image sensor including a pixel array having pixel blocks arranged in a zigzag form | May 16, 2021 | Issued |
Array
(
[id] => 17070722
[patent_doc_number] => 20210272939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => LIGHT EMITTING DEVICE AND METHOD OF MANUFACTURING THE LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/320750
[patent_app_country] => US
[patent_app_date] => 2021-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17320750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/320750 | Light emitting device and method of manufacturing the light emitting device | May 13, 2021 | Issued |
Array
(
[id] => 18442249
[patent_doc_number] => 20230189545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => DISPLAY DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/927140
[patent_app_country] => US
[patent_app_date] => 2021-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17927140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/927140 | DISPLAY DEVICE AND ELECTRONIC APPARATUS | May 12, 2021 | Pending |
Array
(
[id] => 17085821
[patent_doc_number] => 20210280828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => FLEXIBLE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/314508
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314508
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314508 | Flexible display device | May 6, 2021 | Issued |
Array
(
[id] => 17055875
[patent_doc_number] => 20210265309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => UNIFIED SEMICONDUCTOR DEVICES HAVING PROCESSOR AND HETEROGENEOUS MEMORIES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/313969
[patent_app_country] => US
[patent_app_date] => 2021-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17313969
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/313969 | Unified semiconductor devices having processor and heterogeneous memories and methods for forming the same | May 5, 2021 | Issued |
Array
(
[id] => 17040614
[patent_doc_number] => 20210257250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/308128
[patent_app_country] => US
[patent_app_date] => 2021-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9195
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17308128
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/308128 | Semiconductor device and method of fabricating the same | May 4, 2021 | Issued |
Array
(
[id] => 18563184
[patent_doc_number] => 11728439
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Merged PiN Schottky (MPS) diode with plasma spreading layer and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/235896
[patent_app_country] => US
[patent_app_date] => 2021-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 46
[patent_no_of_words] => 4352
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235896
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235896 | Merged PiN Schottky (MPS) diode with plasma spreading layer and manufacturing method thereof | Apr 19, 2021 | Issued |
Array
(
[id] => 18345596
[patent_doc_number] => 20230133706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => IMAGING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/912560
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17912560
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/912560 | IMAGING DEVICE | Apr 18, 2021 | Pending |
Array
(
[id] => 16995543
[patent_doc_number] => 20210233963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => IMAGE SENSORS AND ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/232658
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232658
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/232658 | Image sensors and electronic devices | Apr 15, 2021 | Issued |
Array
(
[id] => 17848090
[patent_doc_number] => 11437477
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-09-06
[patent_title] => Fluorine-free interface for semiconductor device performance gain
[patent_app_type] => utility
[patent_app_number] => 17/225835
[patent_app_country] => US
[patent_app_date] => 2021-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17225835
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/225835 | Fluorine-free interface for semiconductor device performance gain | Apr 7, 2021 | Issued |
Array
(
[id] => 18343470
[patent_doc_number] => 11640954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-02
[patent_title] => Semiconductor package structure
[patent_app_type] => utility
[patent_app_number] => 17/219255
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 6031
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/219255 | Semiconductor package structure | Mar 30, 2021 | Issued |
Array
(
[id] => 18464479
[patent_doc_number] => 11688776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Transistor level interconnection methodologies utilizing 3D interconnects
[patent_app_type] => utility
[patent_app_number] => 17/217104
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7427
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17217104
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/217104 | Transistor level interconnection methodologies utilizing 3D interconnects | Mar 29, 2021 | Issued |
Array
(
[id] => 16995581
[patent_doc_number] => 20210234001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => Self-Aligned Gate and Drift Design for High-Critical Field Strength Semiconductor Power Transistors with Ion Implantation
[patent_app_type] => utility
[patent_app_number] => 17/210635
[patent_app_country] => US
[patent_app_date] => 2021-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3516
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17210635
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/210635 | Self-aligned gate and drift design for high-critical field strength semiconductor power transistors with ion implantation | Mar 23, 2021 | Issued |
Array
(
[id] => 19108647
[patent_doc_number] => 11961761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Mitigating pattern collapse
[patent_app_type] => utility
[patent_app_number] => 17/201354
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17201354
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/201354 | Mitigating pattern collapse | Mar 14, 2021 | Issued |