
Monica Lewis
Supervisory Patent Examiner (ID: 18105, Phone: (571)272-1838 , Office: P/2838 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822, 2306, 2787, 2894, 2838, 2786 |
| Total Applications | 496 |
| Issued Applications | 294 |
| Pending Applications | 25 |
| Abandoned Applications | 178 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5874085
[patent_doc_number] => 20020048905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-25
[patent_title] => 'Chip-type semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/939457
[patent_app_country] => US
[patent_app_date] => 2001-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2793
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20020048905.pdf
[firstpage_image] =>[orig_patent_app_number] => 09939457
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/939457 | Chip-type semiconductor device | Aug 23, 2001 | Abandoned |
Array
(
[id] => 6690886
[patent_doc_number] => 20030038318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-27
[patent_title] => 'Vertical transistor with horizontal gate layers'
[patent_app_type] => new
[patent_app_number] => 09/939417
[patent_app_country] => US
[patent_app_date] => 2001-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10251
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20030038318.pdf
[firstpage_image] =>[orig_patent_app_number] => 09939417
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/939417 | Floating gate transistor with horizontal gate layers stacked next to vertical body | Aug 23, 2001 | Issued |
| 09/914067 | Integrated Circuit Device Having a Supporting Member for Improving the Reliability of the Device | Aug 22, 2001 | Abandoned |
| 09/914077 | IC COIL MOUNTED IN AN INFORMATION CARRIER | Aug 22, 2001 | Abandoned |
Array
(
[id] => 1380268
[patent_doc_number] => 06563198
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-13
[patent_title] => 'Adhesive pad having EMC shielding characteristics'
[patent_app_type] => B1
[patent_app_number] => 09/932307
[patent_app_country] => US
[patent_app_date] => 2001-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2157
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/563/06563198.pdf
[firstpage_image] =>[orig_patent_app_number] => 09932307
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/932307 | Adhesive pad having EMC shielding characteristics | Aug 16, 2001 | Issued |
Array
(
[id] => 1590831
[patent_doc_number] => 06483161
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Submount with filter layers for mounting a bottom-incidence type photodiode'
[patent_app_type] => B1
[patent_app_number] => 09/928397
[patent_app_country] => US
[patent_app_date] => 2001-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 7260
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/483/06483161.pdf
[firstpage_image] =>[orig_patent_app_number] => 09928397
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/928397 | Submount with filter layers for mounting a bottom-incidence type photodiode | Aug 13, 2001 | Issued |
Array
(
[id] => 6269332
[patent_doc_number] => 20020104994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-08
[patent_title] => 'Method of manufacturing thin film transistor'
[patent_app_type] => new
[patent_app_number] => 09/930847
[patent_app_country] => US
[patent_app_date] => 2001-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2027
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20020104994.pdf
[firstpage_image] =>[orig_patent_app_number] => 09930847
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/930847 | Method of manufacturing thin film transistor | Aug 13, 2001 | Abandoned |
Array
(
[id] => 6686328
[patent_doc_number] => 20030030051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Superjunction device with improved avalanche capability and breakdown voltage'
[patent_app_type] => new
[patent_app_number] => 09/927027
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1152
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20030030051.pdf
[firstpage_image] =>[orig_patent_app_number] => 09927027
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/927027 | Superjunction device with improved avalanche capability and breakdown voltage | Aug 8, 2001 | Abandoned |
Array
(
[id] => 1125254
[patent_doc_number] => 06794716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-21
[patent_title] => 'SOI MOSFET having body contact for preventing floating body effect and method of fabricating the same'
[patent_app_type] => B2
[patent_app_number] => 09/924787
[patent_app_country] => US
[patent_app_date] => 2001-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2483
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/794/06794716.pdf
[firstpage_image] =>[orig_patent_app_number] => 09924787
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/924787 | SOI MOSFET having body contact for preventing floating body effect and method of fabricating the same | Aug 7, 2001 | Issued |
Array
(
[id] => 1249080
[patent_doc_number] => 06674103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-06
[patent_title] => 'HBT with nitrogen-containing current blocking base collector interface and method for current blocking'
[patent_app_type] => B2
[patent_app_number] => 09/919367
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1616
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/674/06674103.pdf
[firstpage_image] =>[orig_patent_app_number] => 09919367
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/919367 | HBT with nitrogen-containing current blocking base collector interface and method for current blocking | Jul 30, 2001 | Issued |
Array
(
[id] => 5870570
[patent_doc_number] => 20020047140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-25
[patent_title] => 'Arrangement in a power mosfet'
[patent_app_type] => new
[patent_app_number] => 09/906697
[patent_app_country] => US
[patent_app_date] => 2001-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1330
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20020047140.pdf
[firstpage_image] =>[orig_patent_app_number] => 09906697
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/906697 | Arrangement in a power mosfet | Jul 17, 2001 | Issued |
Array
(
[id] => 6753416
[patent_doc_number] => 20030001192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-02
[patent_title] => 'Wiring layer structure for ferroelectric capacitor'
[patent_app_type] => new
[patent_app_number] => 09/893487
[patent_app_country] => US
[patent_app_date] => 2001-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7870
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20030001192.pdf
[firstpage_image] =>[orig_patent_app_number] => 09893487
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/893487 | Wiring layer structure for ferroelectric capacitor | Jun 28, 2001 | Issued |
Array
(
[id] => 961327
[patent_doc_number] => 06952040
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-04
[patent_title] => 'Transistor structure and method of fabrication'
[patent_app_type] => utility
[patent_app_number] => 09/895697
[patent_app_country] => US
[patent_app_date] => 2001-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 5116
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/952/06952040.pdf
[firstpage_image] =>[orig_patent_app_number] => 09895697
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/895697 | Transistor structure and method of fabrication | Jun 28, 2001 | Issued |
Array
(
[id] => 5798453
[patent_doc_number] => 20020008249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-24
[patent_title] => 'Compound semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/893477
[patent_app_country] => US
[patent_app_date] => 2001-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3904
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20020008249.pdf
[firstpage_image] =>[orig_patent_app_number] => 09893477
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/893477 | Compound semiconductor device having a mesfet that raises the maximum mutual conductance and changes the mutual conductance | Jun 28, 2001 | Issued |
Array
(
[id] => 1132464
[patent_doc_number] => 06787872
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-07
[patent_title] => 'Lateral conduction superjunction semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/891727
[patent_app_country] => US
[patent_app_date] => 2001-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 1829
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/787/06787872.pdf
[firstpage_image] =>[orig_patent_app_number] => 09891727
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/891727 | Lateral conduction superjunction semiconductor device | Jun 25, 2001 | Issued |
Array
(
[id] => 6713834
[patent_doc_number] => 20030025182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Metal article coated with tin or tin alloy under tensile stress to inhibit whisker growth'
[patent_app_type] => new
[patent_app_number] => 09/887827
[patent_app_country] => US
[patent_app_date] => 2001-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2823
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20030025182.pdf
[firstpage_image] =>[orig_patent_app_number] => 09887827
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/887827 | Metal article coated with tin or tin alloy under tensile stress to inhibit whisker growth | Jun 21, 2001 | Abandoned |
Array
(
[id] => 6285020
[patent_doc_number] => 20020053718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Power semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/883477
[patent_app_country] => US
[patent_app_date] => 2001-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1790
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20020053718.pdf
[firstpage_image] =>[orig_patent_app_number] => 09883477
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/883477 | Power semiconductor component having a PN junction with a low area edge termination | Jun 17, 2001 | Issued |
Array
(
[id] => 6986918
[patent_doc_number] => 20010036750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-01
[patent_title] => 'Dual damascene anti-fuse with via before wire'
[patent_app_type] => new
[patent_app_number] => 09/873537
[patent_app_country] => US
[patent_app_date] => 2001-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3527
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20010036750.pdf
[firstpage_image] =>[orig_patent_app_number] => 09873537
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/873537 | Dual damascene anti-fuse with via before wire | Jun 3, 2001 | Issued |
Array
(
[id] => 6384988
[patent_doc_number] => 20020179957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-05
[patent_title] => 'Structure and method for fabricating high Q varactor diodes'
[patent_app_type] => new
[patent_app_number] => 09/865447
[patent_app_country] => US
[patent_app_date] => 2001-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15621
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20020179957.pdf
[firstpage_image] =>[orig_patent_app_number] => 09865447
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/865447 | Structure and method for fabricating high Q varactor diodes | May 28, 2001 | Abandoned |
Array
(
[id] => 1169920
[patent_doc_number] => 06756676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-29
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => B2
[patent_app_number] => 09/863737
[patent_app_country] => US
[patent_app_date] => 2001-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4045
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/756/06756676.pdf
[firstpage_image] =>[orig_patent_app_number] => 09863737
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/863737 | Semiconductor device and method of manufacturing the same | May 22, 2001 | Issued |