Monica Lewis

Array ( [id] => 6933418 [patent_doc_number] => 20010054762 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-27 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 09/863077 [patent_app_country] => US [patent_app_date] => 2001-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7672 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20010054762.pdf [firstpage_image] =>[orig_patent_app_number] => 09863077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6900813 [patent_doc_number] => 20010022396 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-20 [patent_title] => 'Fan-out semiconductor chip assembly' [patent_app_type] => new [patent_app_number] => 09/863927 [patent_app_country] => US [patent_app_date] => 2001-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8801 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20010022396.pdf [firstpage_image] =>[orig_patent_app_number] => 09863927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1229997 [patent_doc_number] => 06696752 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-24 [patent_title] => 'Encapsulated semiconductor device with flash-proof structure' [patent_app_type] => B2 [patent_app_number] => 09/862347 [patent_app_country] => US [patent_app_date] => 2001-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3664 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/696/06696752.pdf [firstpage_image] =>[orig_patent_app_number] => 09862347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6290396 [patent_doc_number] => 20020055224 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-09 [patent_title] => 'Method for forming dual workfunction high-performance support MOSFETs in EDRAM arrays' [patent_app_type] => new [patent_app_number] => 09/862827 [patent_app_country] => US [patent_app_date] => 2001-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6251 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20020055224.pdf [firstpage_image] =>[orig_patent_app_number] => 09862827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870666 [patent_doc_number] => 20020047185 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Lead frame tooling design for bleed barrier groove' [patent_app_type] => new [patent_app_number] => 09/862067 [patent_app_country] => US [patent_app_date] => 2001-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3351 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047185.pdf [firstpage_image] =>[orig_patent_app_number] => 09862067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1352436 [patent_doc_number] => 06583499 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-24 [patent_title] => 'Quad flat non-leaded package and leadframe for use in a quad flat non-leaded package' [patent_app_type] => B2 [patent_app_number] => 09/861757 [patent_app_country] => US [patent_app_date] => 2001-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2585 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/583/06583499.pdf [firstpage_image] =>[orig_patent_app_number] => 09861757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6107173 [patent_doc_number] => 20020171125 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Organic semiconductor devices with short channels' [patent_app_type] => new [patent_app_number] => 09/860107 [patent_app_country] => US [patent_app_date] => 2001-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3188 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20020171125.pdf [firstpage_image] =>[orig_patent_app_number] => 09860107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6888524 [patent_doc_number] => 20010023979 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-27 [patent_title] => 'Method and system for dicing wafers, and semiconductor structures incorporating the products thereof' [patent_app_type] => new [patent_app_number] => 09/855617 [patent_app_country] => US [patent_app_date] => 2001-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4778 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20010023979.pdf [firstpage_image] =>[orig_patent_app_number] => 09855617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 687879 [patent_doc_number] => 07078819 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Microelectronic packages with elongated solder interconnections' [patent_app_type] => utility [patent_app_number] => 09/854269 [patent_app_country] => US [patent_app_date] => 2001-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 7471 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/078/07078819.pdf [firstpage_image] =>[orig_patent_app_number] => 09854269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870697 [patent_doc_number] => 20020047199 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Semiconductor device, manufacturing method of semiconductor device, stack type semiconductor device, and manufacturing method of stack type semiconductor device' [patent_app_type] => new [patent_app_number] => 09/852847 [patent_app_country] => US [patent_app_date] => 2001-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 6717 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047199.pdf [firstpage_image] =>[orig_patent_app_number] => 09852847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6897498 [patent_doc_number] => 20010045663 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-29 [patent_title] => 'Semiconductor circuit device and method for manufacturing thereof' [patent_app_type] => new [patent_app_number] => 09/851987 [patent_app_country] => US [patent_app_date] => 2001-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5208 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20010045663.pdf [firstpage_image] =>[orig_patent_app_number] => 09851987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1400290 [patent_doc_number] => 06545357 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-08 [patent_title] => 'Metal nitride barrier layer and electroplating seed layer with the same metal as the metal nitride layer' [patent_app_type] => B2 [patent_app_number] => 09/853451 [patent_app_country] => US [patent_app_date] => 2001-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4642 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/545/06545357.pdf [firstpage_image] =>[orig_patent_app_number] => 09853451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6713864 [patent_doc_number] => 20030025212 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'Semiconductor LED flip-chip with high reflectivity dielectric coating on the mesa' [patent_app_type] => new [patent_app_number] => 09/852857 [patent_app_country] => US [patent_app_date] => 2001-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3962 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025212.pdf [firstpage_image] =>[orig_patent_app_number] => 09852857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 440245 [patent_doc_number] => 07259448 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-21 [patent_title] => 'Die-up ball grid array package with a heat spreader and method for making the same' [patent_app_type] => utility [patent_app_number] => 09/849537 [patent_app_country] => US [patent_app_date] => 2001-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 6703 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/259/07259448.pdf [firstpage_image] =>[orig_patent_app_number] => 09849537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1086519 [patent_doc_number] => 06831346 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-12-14 [patent_title] => 'Buried layer substrate isolation in integrated circuits' [patent_app_type] => B1 [patent_app_number] => 09/849047 [patent_app_country] => US [patent_app_date] => 2001-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 5777 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/831/06831346.pdf [firstpage_image] =>[orig_patent_app_number] => 09849047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1400040 [patent_doc_number] => 06545343 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-08 [patent_title] => 'Hybrid frame with lead-lock tape' [patent_app_type] => B2 [patent_app_number] => 09/847689 [patent_app_country] => US [patent_app_date] => 2001-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3418 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/545/06545343.pdf [firstpage_image] =>[orig_patent_app_number] => 09847689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6998393 [patent_doc_number] => 20010052601 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 09/845747 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5770 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052601.pdf [firstpage_image] =>[orig_patent_app_number] => 09845747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140691 [patent_doc_number] => 06781146 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Annealed tunneling emitter' [patent_app_type] => B2 [patent_app_number] => 09/846127 [patent_app_country] => US [patent_app_date] => 2001-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 4345 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781146.pdf [firstpage_image] =>[orig_patent_app_number] => 09846127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 419056 [patent_doc_number] => 07276730 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-02 [patent_title] => 'Semiconductor device having a pixel matrix circuit that includes a pixel TFT and a storage capacitor' [patent_app_type] => utility [patent_app_number] => 09/837877 [patent_app_country] => US [patent_app_date] => 2001-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 22 [patent_no_of_words] => 16998 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/276/07276730.pdf [firstpage_image] =>[orig_patent_app_number] => 09837877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6415185 [patent_doc_number] => 20020125531 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-12 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/837397 [patent_app_country] => US [patent_app_date] => 2001-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3832 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20020125531.pdf [firstpage_image] =>[orig_patent_app_number] => 09837397 [rel_patent_id] =>[rel_patent_doc_number] =>)