Monica Lewis

Array ( [id] => 3698844 [patent_doc_number] => 05691996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-25 [patent_title] => 'Memory implemented error detection and correction code with address parity bits' [patent_app_type] => 1 [patent_app_number] => 8/570446 [patent_app_country] => US [patent_app_date] => 1995-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 5710 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 429 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/691/05691996.pdf [firstpage_image] =>[orig_patent_app_number] => 570446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3797621 [patent_doc_number] => 05737212 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Flag setting circuit for microcontroller' [patent_app_type] => 1 [patent_app_number] => 8/567146 [patent_app_country] => US [patent_app_date] => 1995-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2590 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 551 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/737/05737212.pdf [firstpage_image] =>[orig_patent_app_number] => 567146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3667096 [patent_doc_number] => 05627728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Expansion box for notebook computers' [patent_app_type] => 1 [patent_app_number] => 8/567104 [patent_app_country] => US [patent_app_date] => 1995-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 892 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627728.pdf [firstpage_image] =>[orig_patent_app_number] => 567104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3638579 [patent_doc_number] => 05687104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-11 [patent_title] => 'Method and apparatus for generating decoupled filter parameters and implementing a band decoupled filter' [patent_app_type] => 1 [patent_app_number] => 8/560064 [patent_app_country] => US [patent_app_date] => 1995-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6207 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/687/05687104.pdf [firstpage_image] =>[orig_patent_app_number] => 560064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738860 [patent_doc_number] => 05703800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-30 [patent_title] => 'Signal processor' [patent_app_type] => 1 [patent_app_number] => 8/545204 [patent_app_country] => US [patent_app_date] => 1995-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 12845 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/703/05703800.pdf [firstpage_image] =>[orig_patent_app_number] => 545204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853076 [patent_doc_number] => 05745366 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Pharmaceutical dispensing device and methods' [patent_app_type] => 1 [patent_app_number] => 8/544379 [patent_app_country] => US [patent_app_date] => 1995-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 44 [patent_no_of_words] => 18670 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745366.pdf [firstpage_image] =>[orig_patent_app_number] => 544379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704869 [patent_doc_number] => 05619437 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Parallel data counter circuit' [patent_app_type] => 1 [patent_app_number] => 8/534714 [patent_app_country] => US [patent_app_date] => 1995-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4435 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619437.pdf [firstpage_image] =>[orig_patent_app_number] => 534714 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898680 [patent_doc_number] => 05724280 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Accelerated booth multiplier using interleaved operand loading' [patent_app_type] => 1 [patent_app_number] => 8/521792 [patent_app_country] => US [patent_app_date] => 1995-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8417 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724280.pdf [firstpage_image] =>[orig_patent_app_number] => 521792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3835791 [patent_doc_number] => 05732001 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Calculator with stepwise display of linear equations' [patent_app_type] => 1 [patent_app_number] => 8/521932 [patent_app_country] => US [patent_app_date] => 1995-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 55 [patent_no_of_words] => 22326 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732001.pdf [firstpage_image] =>[orig_patent_app_number] => 521932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3733320 [patent_doc_number] => 05701263 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-23 [patent_title] => 'Inverse discrete cosine transform processor for VLSI implementation' [patent_app_type] => 1 [patent_app_number] => 8/520044 [patent_app_country] => US [patent_app_date] => 1995-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4288 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/701/05701263.pdf [firstpage_image] =>[orig_patent_app_number] => 520044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3622365 [patent_doc_number] => 05566101 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Method and apparatus for a finite impulse response filter processor' [patent_app_type] => 1 [patent_app_number] => 8/515414 [patent_app_country] => US [patent_app_date] => 1995-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3417 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566101.pdf [firstpage_image] =>[orig_patent_app_number] => 515414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632813 [patent_doc_number] => 05612910 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Circuit for inverting elements of a finite field' [patent_app_type] => 1 [patent_app_number] => 8/501964 [patent_app_country] => US [patent_app_date] => 1995-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2940 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612910.pdf [firstpage_image] =>[orig_patent_app_number] => 501964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3891938 [patent_doc_number] => 05805490 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Associative memory circuit and TLB circuit' [patent_app_type] => 1 [patent_app_number] => 8/500324 [patent_app_country] => US [patent_app_date] => 1995-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 10123 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/805/05805490.pdf [firstpage_image] =>[orig_patent_app_number] => 500324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633022 [patent_doc_number] => 05602769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Method and apparatus for partially supporting subnormal operands in floating point multiplication' [patent_app_type] => 1 [patent_app_number] => 8/498144 [patent_app_country] => US [patent_app_date] => 1995-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4872 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602769.pdf [firstpage_image] =>[orig_patent_app_number] => 498144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697106 [patent_doc_number] => 05696712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-09 [patent_title] => 'Three overlapped stages of radix-2 square root/division with speculative execution' [patent_app_type] => 1 [patent_app_number] => 8/498424 [patent_app_country] => US [patent_app_date] => 1995-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 8349 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 730 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/696/05696712.pdf [firstpage_image] =>[orig_patent_app_number] => 498424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632154 [patent_doc_number] => 05612864 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Apparatus and method for determining the position of a work implement' [patent_app_type] => 1 [patent_app_number] => 8/493188 [patent_app_country] => US [patent_app_date] => 1995-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6296 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612864.pdf [firstpage_image] =>[orig_patent_app_number] => 493188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3858208 [patent_doc_number] => 05719799 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Portable information processing apparatus' [patent_app_type] => 1 [patent_app_number] => 8/467754 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 18600 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719799.pdf [firstpage_image] =>[orig_patent_app_number] => 467754 [rel_patent_id] =>[rel_patent_doc_number] =>)