
Monjur Rahim
Examiner (ID: 5817, Phone: (571)270-3890 , Office: P/2436 )
| Most Active Art Unit | 2436 |
| Art Unit(s) | 2434, 2436, 2134, 2492 |
| Total Applications | 1023 |
| Issued Applications | 834 |
| Pending Applications | 70 |
| Abandoned Applications | 139 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20245902
[patent_doc_number] => 12426247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Capacitor connections in dielectric layers
[patent_app_type] => utility
[patent_app_number] => 18/381119
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5732
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18381119
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/381119 | Capacitor connections in dielectric layers | Oct 16, 2023 | Issued |
Array
(
[id] => 19988841
[patent_doc_number] => 20250127063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => MAGNETORESISTIVE MEMORY DEVICE AND INTEGRATED MEMORY CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/484462
[patent_app_country] => US
[patent_app_date] => 2023-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18484462
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/484462 | MAGNETORESISTIVE MEMORY DEVICE AND INTEGRATED MEMORY CIRCUIT | Oct 10, 2023 | Pending |
Array
(
[id] => 19806107
[patent_doc_number] => 20250072032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => SEMICONDUCTOR POWER DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/484430
[patent_app_country] => US
[patent_app_date] => 2023-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18484430
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/484430 | SEMICONDUCTOR POWER DEVICE | Oct 9, 2023 | Pending |
Array
(
[id] => 19163215
[patent_doc_number] => 20240155922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/484162
[patent_app_country] => US
[patent_app_date] => 2023-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18484162
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/484162 | DISPLAY DEVICE | Oct 9, 2023 | Pending |
Array
(
[id] => 19414933
[patent_doc_number] => 12080772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Non-volatile memory device
[patent_app_type] => utility
[patent_app_number] => 18/483466
[patent_app_country] => US
[patent_app_date] => 2023-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5721
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18483466
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/483466 | Non-volatile memory device | Oct 8, 2023 | Issued |
Array
(
[id] => 19116613
[patent_doc_number] => 20240128363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/375635
[patent_app_country] => US
[patent_app_date] => 2023-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2743
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18375635
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/375635 | Semiconductor device and method of manufacturing the same | Oct 1, 2023 | Issued |
Array
(
[id] => 19071237
[patent_doc_number] => 20240105663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => COMPRESSIBLE FOAMED THERMAL INTERFACE MATERIALS AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/374770
[patent_app_country] => US
[patent_app_date] => 2023-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3739
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18374770
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/374770 | Compressible foamed thermal interface materials and methods of making the same | Sep 28, 2023 | Issued |
Array
(
[id] => 19102722
[patent_doc_number] => 20240121950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/472904
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11173
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472904
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472904 | SEMICONDUCTOR DEVICE | Sep 21, 2023 | Pending |
Array
(
[id] => 18898816
[patent_doc_number] => 20240014301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => CELL STRUCTURE OF SEMICONDUCTOR DEVICE, PREPARATION METHOD THEREOF AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/472136
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7237
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472136
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472136 | CELL STRUCTURE OF SEMICONDUCTOR DEVICE, PREPARATION METHOD THEREOF AND SEMICONDUCTOR DEVICE | Sep 20, 2023 | Pending |
Array
(
[id] => 20161406
[patent_doc_number] => 12388042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Solder material and method for die attachment
[patent_app_type] => utility
[patent_app_number] => 18/370150
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370150
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370150 | Solder material and method for die attachment | Sep 18, 2023 | Issued |
Array
(
[id] => 19024951
[patent_doc_number] => 20240081122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => DISPLAY SYSTEM INCLUDING PIXELATED COLOR CONVERSION MODULE
[patent_app_type] => utility
[patent_app_number] => 18/462477
[patent_app_country] => US
[patent_app_date] => 2023-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9574
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462477
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462477 | DISPLAY SYSTEM INCLUDING PIXELATED COLOR CONVERSION MODULE | Sep 6, 2023 | Pending |
Array
(
[id] => 19437880
[patent_doc_number] => 20240306378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/241335
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18241335
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/241335 | SEMICONDUCTOR DEVICE | Aug 31, 2023 | Pending |
Array
(
[id] => 20484241
[patent_doc_number] => 12532722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => Process for developing fine openings in a flexible electronic component with a plasma-etching technique
[patent_app_type] => utility
[patent_app_number] => 18/457118
[patent_app_country] => US
[patent_app_date] => 2023-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 0
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18457118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/457118 | Process for developing fine openings in a flexible electronic component with a plasma-etching technique | Aug 27, 2023 | Issued |
Array
(
[id] => 19294598
[patent_doc_number] => 12033962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Electrostatic discharge (ESD) array with circuit controlled switches
[patent_app_type] => utility
[patent_app_number] => 18/232739
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 8288
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18232739
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/232739 | Electrostatic discharge (ESD) array with circuit controlled switches | Aug 9, 2023 | Issued |
Array
(
[id] => 18789291
[patent_doc_number] => 20230377942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/360546
[patent_app_country] => US
[patent_app_date] => 2023-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18360546
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/360546 | Method for fabricating a semiconductor device | Jul 26, 2023 | Issued |
Array
(
[id] => 19315940
[patent_doc_number] => 12041776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => 3D memory with graphite conductive strips
[patent_app_type] => utility
[patent_app_number] => 18/359181
[patent_app_country] => US
[patent_app_date] => 2023-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 65
[patent_no_of_words] => 12961
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359181
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359181 | 3D memory with graphite conductive strips | Jul 25, 2023 | Issued |
Array
(
[id] => 19244610
[patent_doc_number] => 12015065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Tri-gate orthogonal channel transistor and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/358289
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 65
[patent_no_of_words] => 15410
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358289
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358289 | Tri-gate orthogonal channel transistor and methods of forming the same | Jul 24, 2023 | Issued |
Array
(
[id] => 18776422
[patent_doc_number] => 20230371260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => THREE-DIMENSIONAL (3D) SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/356064
[patent_app_country] => US
[patent_app_date] => 2023-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9531
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356064
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356064 | Three-dimensional (3D) semiconductor memory device | Jul 19, 2023 | Issued |
Array
(
[id] => 18759662
[patent_doc_number] => 20230363151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => METHOD AND STRUCTURE FOR REDUCE OTP CELL AREA AND LEAKAGE
[patent_app_type] => utility
[patent_app_number] => 18/353351
[patent_app_country] => US
[patent_app_date] => 2023-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12258
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353351
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353351 | Method and structure for reduce OTP cell area and leakage | Jul 16, 2023 | Issued |
Array
(
[id] => 19255173
[patent_doc_number] => 20240206170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => THREE-DIMENSIONAL NOR ARRAY AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/352012
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18352012
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/352012 | THREE-DIMENSIONAL NOR ARRAY AND METHOD OF MAKING THE SAME | Jul 12, 2023 | Pending |