
Moshe I. Cohen
Examiner (ID: 13297)
| Most Active Art Unit | 3307 |
| Art Unit(s) | 2402, 2102, 1711, 2407, 2899, 3307, 3404, 3502 |
| Total Applications | 539 |
| Issued Applications | 459 |
| Pending Applications | 0 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18757792
[patent_doc_number] => 20230361256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => LIGHT-EMITTING DEVICE AND IMAGE DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/004903
[patent_app_country] => US
[patent_app_date] => 2021-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7972
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18004903
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/004903 | LIGHT-EMITTING DEVICE AND IMAGE DISPLAY APPARATUS | Jul 5, 2021 | Pending |
Array
(
[id] => 18522074
[patent_doc_number] => 11711984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Superconducting bilayers of two-dimensional materials with integrated Josephson junctions
[patent_app_type] => utility
[patent_app_number] => 17/366195
[patent_app_country] => US
[patent_app_date] => 2021-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2788
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17366195
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/366195 | Superconducting bilayers of two-dimensional materials with integrated Josephson junctions | Jul 1, 2021 | Issued |
Array
(
[id] => 19394935
[patent_doc_number] => 20240284805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => METHOD FOR PRODUCING A SOLID-STATE COMPONENT, SOLID-STATE COMPONENT, QUANTUM COMPONENT AND APPARATUS FOR PRODUCING A SOLID-STATE COMPONENT
[patent_app_type] => utility
[patent_app_number] => 18/570870
[patent_app_country] => US
[patent_app_date] => 2021-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25356
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18570870
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/570870 | METHOD FOR PRODUCING A SOLID-STATE COMPONENT, SOLID-STATE COMPONENT, QUANTUM COMPONENT AND APPARATUS FOR PRODUCING A SOLID-STATE COMPONENT | Jun 30, 2021 | Pending |
Array
(
[id] => 17319261
[patent_doc_number] => 20210408311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => SEMICONDUCTOR PHOTO-DETECTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/364175
[patent_app_country] => US
[patent_app_date] => 2021-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17364175
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/364175 | Semiconductor photo-detecting device | Jun 29, 2021 | Issued |
Array
(
[id] => 20245997
[patent_doc_number] => 12426342
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Low germanium, high boron silicon rich capping layer for PMOS contact resistance thermal stability
[patent_app_type] => utility
[patent_app_number] => 17/359327
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359327 | Low germanium, high boron silicon rich capping layer for PMOS contact resistance thermal stability | Jun 24, 2021 | Issued |
Array
(
[id] => 20404319
[patent_doc_number] => 12494299
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Betavoltaic battery and method for manufacturing betavoltaic battery
[patent_app_type] => utility
[patent_app_number] => 18/011487
[patent_app_country] => US
[patent_app_date] => 2021-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 1399
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18011487
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/011487 | Betavoltaic battery and method for manufacturing betavoltaic battery | Jun 21, 2021 | Issued |
Array
(
[id] => 18482748
[patent_doc_number] => 11696517
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Quantum device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/349281
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5737
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17349281
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/349281 | Quantum device and method of manufacturing the same | Jun 15, 2021 | Issued |
Array
(
[id] => 18736952
[patent_doc_number] => 11805708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Quantum device
[patent_app_type] => utility
[patent_app_number] => 17/347820
[patent_app_country] => US
[patent_app_date] => 2021-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 26
[patent_no_of_words] => 15047
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17347820
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/347820 | Quantum device | Jun 14, 2021 | Issued |
Array
(
[id] => 17295687
[patent_doc_number] => 20210391526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => METHOD FOR PROCESSING A SEMICONDUCTOR DEVICE WITH TWO CLOSELY SPACED GATES
[patent_app_type] => utility
[patent_app_number] => 17/345827
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3951
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17345827
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/345827 | Method for processing a semiconductor device with two closely spaced gates | Jun 10, 2021 | Issued |
Array
(
[id] => 18593554
[patent_doc_number] => 11742466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Colour micro-LED display apparatus
[patent_app_type] => utility
[patent_app_number] => 17/343908
[patent_app_country] => US
[patent_app_date] => 2021-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 54
[patent_no_of_words] => 18056
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17343908
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/343908 | Colour micro-LED display apparatus | Jun 9, 2021 | Issued |
Array
(
[id] => 19213824
[patent_doc_number] => 12002898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-04
[patent_title] => Embedded wafer level optical sensor packaging
[patent_app_type] => utility
[patent_app_number] => 17/344520
[patent_app_country] => US
[patent_app_date] => 2021-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 9246
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17344520
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/344520 | Embedded wafer level optical sensor packaging | Jun 9, 2021 | Issued |
Array
(
[id] => 17115697
[patent_doc_number] => 20210296294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => PACKAGING BODY AND PREPARATION METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/339944
[patent_app_country] => US
[patent_app_date] => 2021-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17339944
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/339944 | PACKAGING BODY AND PREPARATION METHOD THEREFOR | Jun 4, 2021 | Abandoned |
Array
(
[id] => 18062002
[patent_doc_number] => 20220393089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => MATERIALS AND METHODS FOR FABRICATING SUPERCONDUCTING QUANTUM INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/337394
[patent_app_country] => US
[patent_app_date] => 2021-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17337394
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/337394 | Materials and methods for fabricating superconducting quantum integrated circuits | Jun 1, 2021 | Issued |
Array
(
[id] => 17676860
[patent_doc_number] => 20220190027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => QUANTUM PROCESSING UNIT COMPRISING ONE OR MORE SUPERCONDUCTING QUBITS BASED ON PHASE-BIASED LINEAR AND NON-LINEAR INDUCTIVE-ENERGY ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 17/337137
[patent_app_country] => US
[patent_app_date] => 2021-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8944
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17337137
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/337137 | Quantum processing unit comprising one or more superconducting qubits based on phase-biased linear and non-linear inductive-energy elements | Jun 1, 2021 | Issued |
Array
(
[id] => 20160494
[patent_doc_number] => 12387126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Method for producing semiconductor apparatus for quantum computer
[patent_app_type] => utility
[patent_app_number] => 18/014221
[patent_app_country] => US
[patent_app_date] => 2021-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18014221
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/014221 | Method for producing semiconductor apparatus for quantum computer | May 25, 2021 | Issued |
Array
(
[id] => 18759868
[patent_doc_number] => 11810908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Wafer-level 3D integration of high voltage optical transformer
[patent_app_type] => utility
[patent_app_number] => 17/326777
[patent_app_country] => US
[patent_app_date] => 2021-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 7
[patent_no_of_words] => 9128
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17326777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/326777 | Wafer-level 3D integration of high voltage optical transformer | May 20, 2021 | Issued |
Array
(
[id] => 17247386
[patent_doc_number] => 20210367131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => PREPARATION METHOD AND DEVICE OF INDUCTANCE ELEMENT, INDUCTANCE ELEMENT, AND SUPERCONDUCTING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/324864
[patent_app_country] => US
[patent_app_date] => 2021-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324864
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/324864 | Preparation method and device of inductance element, inductance element, and superconducting circuit | May 18, 2021 | Issued |
Array
(
[id] => 17070649
[patent_doc_number] => 20210272866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/322767
[patent_app_country] => US
[patent_app_date] => 2021-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5740
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17322767
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/322767 | SEMICONDUCTOR PACKAGE STRUCTURE | May 16, 2021 | Abandoned |
Array
(
[id] => 17055723
[patent_doc_number] => 20210265157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => Methods And Apparatus For Low Temperature Silicon Nitride Films
[patent_app_type] => utility
[patent_app_number] => 17/316124
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316124
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/316124 | Methods and apparatus for low temperature silicon nitride films | May 9, 2021 | Issued |
Array
(
[id] => 18676746
[patent_doc_number] => 20230314374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => Methods and Systems for Protecting Coherence in Qubits
[patent_app_type] => utility
[patent_app_number] => 17/998316
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17998316
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/998316 | Methods and systems for protecting coherence in qubits | May 9, 2021 | Issued |