Mujtaba M. Chaudry

Array ( [id] => 19802587 [patent_doc_number] => 20250068512 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-27 [patent_title] => STORAGE DEVICE WITH DATA QUALITY METRIC AND SELECTABLE DATA RECOVERY SCHEME [patent_app_type] => utility [patent_app_number] => 18/945489 [patent_app_country] => US [patent_app_date] => 2024-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12508 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18945489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20462778 [patent_doc_number] => 20260012208 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-08 [patent_title] => SYSTEMS AND METHODS FOR CYCLIC REDUNDANCY CHECK ERROR CORRECTION FOR FOUR OR MORE STREAMS [patent_app_type] => utility [patent_app_number] => 18/933574 [patent_app_country] => US [patent_app_date] => 2024-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 26688 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18933574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19774056 [patent_doc_number] => 20250055482 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-13 [patent_title] => FLEXIBLE-RATE POLAR DECODER -BASED COMMUNICATION SYSTEMS AND METHODS [patent_app_type] => utility [patent_app_number] => 18/931215 [patent_app_country] => US [patent_app_date] => 2024-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9245 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18931215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20679608 [patent_doc_number] => 20260118422 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-30 [patent_title] => PROGRAMMABLE LOGIC BUILT-IN SELF-TEST (LBIST) MULTIPLE INPUT SIGNATURE REGISTER (MISR) FOR HARDWARE ENABLED BIST STORED IN SEPARATE MEMORY [patent_app_type] => utility [patent_app_number] => 18/929343 [patent_app_country] => US [patent_app_date] => 2024-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2380 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18929343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20759350 [patent_doc_number] => 12652134 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-06-09 [patent_title] => Communication control method [patent_app_type] => utility [patent_app_number] => 18/928646 [patent_app_country] => US [patent_app_date] => 2024-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3471 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18928646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20003249 [patent_doc_number] => 20250141471 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => FAIR-DENSITY PARITY-CHECK CODING AND DECODING [patent_app_type] => utility [patent_app_number] => 18/927527 [patent_app_country] => US [patent_app_date] => 2024-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5627 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18927527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20125006 [patent_doc_number] => 20250240037 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => ENCODING AND DECODING METHOD FOR SEMANTIC CHANNEL AND RELATED DEVICE [patent_app_type] => utility [patent_app_number] => 18/924216 [patent_app_country] => US [patent_app_date] => 2024-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6553 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18924216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20661003 [patent_doc_number] => 20260113057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-23 [patent_title] => BATCH DYNAMIC SUCCESSIVE CANCELLATION FLIP DECODING OF POLAR CODES [patent_app_type] => utility [patent_app_number] => 18/920780 [patent_app_country] => US [patent_app_date] => 2024-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9985 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18920780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20915194 [patent_doc_number] => 12712048 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-08-18 [patent_title] => Efficient soft decoding of error correction code via extrinsic bit information [patent_app_type] => utility [patent_app_number] => 18/915022 [patent_app_country] => US [patent_app_date] => 2024-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 14887 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18915022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20654665 [patent_doc_number] => 20260106690 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-16 [patent_title] => ADAPTING COMMUNICATION LINK PARAMETERS USING SIGNAL-TO-NOISE (SNR) DEVIATION METRICS [patent_app_type] => utility [patent_app_number] => 18/913619 [patent_app_country] => US [patent_app_date] => 2024-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 21643 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -26 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18913619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19750700 [patent_doc_number] => 20250039265 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-30 [patent_title] => Managing Version Conflict in a Distributed Storage Network [patent_app_type] => utility [patent_app_number] => 18/913100 [patent_app_country] => US [patent_app_date] => 2024-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 35540 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18913100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19891389 [patent_doc_number] => 20250116701 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-10 [patent_title] => FLEXIBLE TEST INSTRUCTION SET ARCHITECTURE [patent_app_type] => utility [patent_app_number] => 18/906206 [patent_app_country] => US [patent_app_date] => 2024-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10147 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -24 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18906206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20629293 [patent_doc_number] => 20260093579 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-02 [patent_title] => ERROR CORRECTION CODE (ECC) INITIALIZATION ENGINE FOR MEMORIES [patent_app_type] => utility [patent_app_number] => 18/900246 [patent_app_country] => US [patent_app_date] => 2024-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5765 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18900246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20617297 [patent_doc_number] => 20260087398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-26 [patent_title] => QUANTUM CODE SPACE ADMINISTRATION [patent_app_type] => utility [patent_app_number] => 18/897100 [patent_app_country] => US [patent_app_date] => 2024-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8262 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18897100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19836522 [patent_doc_number] => 20250088308 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-13 [patent_title] => Forward Error Correction Decode Processing Power Reduction [patent_app_type] => utility [patent_app_number] => 18/886820 [patent_app_country] => US [patent_app_date] => 2024-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11441 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18886820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20731905 [patent_doc_number] => 12639163 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-05-26 [patent_title] => Read threshold prediction based on weight-sharing deep neural networks in non-volatile memory devices [patent_app_type] => utility [patent_app_number] => 18/829649 [patent_app_country] => US [patent_app_date] => 2024-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 1410 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20297648 [patent_doc_number] => 20250322891 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-16 [patent_title] => MEMORY SYSTEMS, METHODS OF CONTROLLING THEREOF, AND READABLE STORAGE MEDIUMS [patent_app_type] => utility [patent_app_number] => 18/822764 [patent_app_country] => US [patent_app_date] => 2024-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10254 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 302 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18822764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19645028 [patent_doc_number] => 20240419548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-19 [patent_title] => METHODS AND SYSTEMS FOR MANAGING MEMORY WITH DYNAMIC ECC PROTECTION [patent_app_type] => utility [patent_app_number] => 18/821642 [patent_app_country] => US [patent_app_date] => 2024-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14065 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18821642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20915814 [patent_doc_number] => 12712669 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-08-18 [patent_title] => Efficient interleaver design for polar codes [patent_app_type] => utility [patent_app_number] => 18/821786 [patent_app_country] => US [patent_app_date] => 2024-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6628 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18821786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19647418 [patent_doc_number] => 20240421938 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-19 [patent_title] => METHOD AND DEVICE FOR SCHEDULING UPLINK CONTROL CHANNEL IN NEXT GENERATION WIRELESS NETWORK [patent_app_type] => utility [patent_app_number] => 18/814525 [patent_app_country] => US [patent_app_date] => 2024-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8761 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18814525 [rel_patent_id] =>[rel_patent_doc_number] =>)