
Muna A. Techane
Examiner (ID: 12700, Phone: (571)272-7856 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827 |
| Total Applications | 795 |
| Issued Applications | 692 |
| Pending Applications | 77 |
| Abandoned Applications | 41 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18848521
[patent_doc_number] => 20230410925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => VOLTAGE TRIMMING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/239548
[patent_app_country] => US
[patent_app_date] => 2023-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12174
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18239548
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/239548 | Voltage trimming circuit | Aug 28, 2023 | Issued |
Array
(
[id] => 20404259
[patent_doc_number] => 12494239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Apparatuses and methods for providing command having on-the-fly (OTF) latency to memory
[patent_app_type] => utility
[patent_app_number] => 18/455953
[patent_app_country] => US
[patent_app_date] => 2023-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 3946
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18455953
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/455953 | Apparatuses and methods for providing command having on-the-fly (OTF) latency to memory | Aug 24, 2023 | Issued |
Array
(
[id] => 19007467
[patent_doc_number] => 20240071538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => MULTI-STATE ONE-TIME PROGRAMMABLE MEMORY CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/236915
[patent_app_country] => US
[patent_app_date] => 2023-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18236915
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/236915 | Multi-state one-time programmable memory circuit | Aug 21, 2023 | Issued |
Array
(
[id] => 18990824
[patent_doc_number] => 20240062793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => WRITE LEVELING CIRCUIT APPLIED TO MEMORY, AND METHOD AND APPARATUS FOR CONTROLLING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/450682
[patent_app_country] => US
[patent_app_date] => 2023-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18450682
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/450682 | Write leveling circuit applied to memory, and method and apparatus for controlling the same | Aug 15, 2023 | Issued |
Array
(
[id] => 19260819
[patent_doc_number] => 12020884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Devices and methods for programming a fuse
[patent_app_type] => utility
[patent_app_number] => 18/233885
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5448
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18233885
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/233885 | Devices and methods for programming a fuse | Aug 14, 2023 | Issued |
Array
(
[id] => 18848448
[patent_doc_number] => 20230410852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => CIRCUITRY AND METHOD FOR PROCESSING DATA, AND SEMICONDUCTOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/449051
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14912
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18449051
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/449051 | Circuitry and method for processing data, and semiconductor memory | Aug 13, 2023 | Issued |
Array
(
[id] => 19314222
[patent_doc_number] => 12040046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => Operating method of memory device for extending synchronization of data clock signal, and operating method of electronic device including the same
[patent_app_type] => utility
[patent_app_number] => 18/447950
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 16498
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18447950
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/447950 | Operating method of memory device for extending synchronization of data clock signal, and operating method of electronic device including the same | Aug 9, 2023 | Issued |
Array
(
[id] => 19252469
[patent_doc_number] => 20240203466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => TRANSMITTER, MEMORY DEVICE AND SEMICONDUCTOR DEVICE INCLUDING THE TRANSMITTER
[patent_app_type] => utility
[patent_app_number] => 18/230776
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11318
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18230776
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/230776 | Transmitter, memory device and semiconductor device including the transmitter | Aug 6, 2023 | Issued |
Array
(
[id] => 18789050
[patent_doc_number] => 20230377661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SYSTEM AND METHOD FOR RELIABLE SENSING OF MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/362201
[patent_app_country] => US
[patent_app_date] => 2023-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18362201
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/362201 | System and method for reliable sensing of memory cells | Jul 30, 2023 | Issued |
Array
(
[id] => 19589377
[patent_doc_number] => 20240386934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => Data Storage Device and Method for Optimized Refresh
[patent_app_type] => utility
[patent_app_number] => 18/225766
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6171
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18225766
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/225766 | Data storage device and method for optimized refresh | Jul 24, 2023 | Issued |
Array
(
[id] => 18907842
[patent_doc_number] => 20240023327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => VERTICAL FUSE MEMORY IN ONE-TIME PROGRAM MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/357278
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8559
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357278
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357278 | Vertical fuse memory in one-time program memory cells | Jul 23, 2023 | Issued |
Array
(
[id] => 20080629
[patent_doc_number] => 12354704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Active current consumption save mode for non-volatile memory using fast programming
[patent_app_type] => utility
[patent_app_number] => 18/225491
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 44
[patent_no_of_words] => 14882
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18225491
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/225491 | Active current consumption save mode for non-volatile memory using fast programming | Jul 23, 2023 | Issued |
Array
(
[id] => 19392488
[patent_doc_number] => 20240282358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => FAST LOOK NEIGHBOR AHEAD FOR DATA RECOVERY
[patent_app_type] => utility
[patent_app_number] => 18/224839
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18224839
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/224839 | FAST LOOK NEIGHBOR AHEAD FOR DATA RECOVERY | Jul 20, 2023 | Pending |
Array
(
[id] => 19221196
[patent_doc_number] => 20240185900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => FAST REFERENCE VOLTAGE TRAINING FOR I/O INTERFACE
[patent_app_type] => utility
[patent_app_number] => 18/353294
[patent_app_country] => US
[patent_app_date] => 2023-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23648
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353294
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353294 | Fast reference voltage training for I/O interface | Jul 16, 2023 | Issued |
Array
(
[id] => 19348880
[patent_doc_number] => 20240257844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => MEMORY DEVICE INCLUDING A FILTERING CIRCUIT AND MEMORY SYSTEM INCLUDING THE MEMORY DEVICE AND FILTERING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/349654
[patent_app_country] => US
[patent_app_date] => 2023-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5708
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18349654
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/349654 | Memory device including a filtering circuit and memory system including the memory device and filtering circuit | Jul 9, 2023 | Issued |
Array
(
[id] => 19918434
[patent_doc_number] => 12293807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-06
[patent_title] => Offset calibration training method for adjusting data receiver offset and memory device therefor
[patent_app_type] => utility
[patent_app_number] => 18/347641
[patent_app_country] => US
[patent_app_date] => 2023-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 3521
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18347641
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/347641 | Offset calibration training method for adjusting data receiver offset and memory device therefor | Jul 5, 2023 | Issued |
Array
(
[id] => 18729109
[patent_doc_number] => 20230343404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => MEMORY DEVICE AND OPERATING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/345530
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18345530
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/345530 | Memory device and operating method of the same | Jun 29, 2023 | Issued |
Array
(
[id] => 19183576
[patent_doc_number] => 11990172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Refresh command control for host assist of row hammer mitigation
[patent_app_type] => utility
[patent_app_number] => 18/213231
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 16292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18213231
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/213231 | Refresh command control for host assist of row hammer mitigation | Jun 21, 2023 | Issued |
Array
(
[id] => 19392482
[patent_doc_number] => 20240282352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR SYSTEM FOR PERFORMING A DATA ALIGNMENT OPERATION
[patent_app_type] => utility
[patent_app_number] => 18/339101
[patent_app_country] => US
[patent_app_date] => 2023-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18391
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18339101
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/339101 | Semiconductor system for performing a data alignment operation | Jun 20, 2023 | Issued |
Array
(
[id] => 19646224
[patent_doc_number] => 20240420744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => SYSTEM FOR SHARING STATUS AMONG MULTIPLE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/209160
[patent_app_country] => US
[patent_app_date] => 2023-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4923
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18209160
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/209160 | System for sharing status among multiple devices | Jun 12, 2023 | Issued |