
Mushfique Siddique
Examiner (ID: 1672, Phone: (571)270-0424 , Office: P/2825 )
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2825 |
| Total Applications | 886 |
| Issued Applications | 722 |
| Pending Applications | 91 |
| Abandoned Applications | 88 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11681118
[patent_doc_number] => 09679652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'Threshold based multi-level cell programming for reliability improvement'
[patent_app_type] => utility
[patent_app_number] => 14/702770
[patent_app_country] => US
[patent_app_date] => 2015-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 9749
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14702770
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/702770 | Threshold based multi-level cell programming for reliability improvement | May 3, 2015 | Issued |
Array
(
[id] => 12088901
[patent_doc_number] => 09842633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-12
[patent_title] => 'Tracking and correction of timing signals'
[patent_app_type] => utility
[patent_app_number] => 14/692346
[patent_app_country] => US
[patent_app_date] => 2015-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7039
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14692346
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/692346 | Tracking and correction of timing signals | Apr 20, 2015 | Issued |
Array
(
[id] => 10817209
[patent_doc_number] => 20160163372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND REFRESH CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/688749
[patent_app_country] => US
[patent_app_date] => 2015-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4069
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14688749
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/688749 | Semiconductor memory device and refresh control method thereof | Apr 15, 2015 | Issued |
Array
(
[id] => 11094099
[patent_doc_number] => 20160291067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'APPARATUS AND METHOD FOR FINE-GRAINED WEATHER NORMALIZATION OF ENERGY CONSUMPTION BASELINE DATA'
[patent_app_type] => utility
[patent_app_number] => 14/673995
[patent_app_country] => US
[patent_app_date] => 2015-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11847
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14673995
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/673995 | APPARATUS AND METHOD FOR FINE-GRAINED WEATHER NORMALIZATION OF ENERGY CONSUMPTION BASELINE DATA | Mar 30, 2015 | Abandoned |
Array
(
[id] => 12534180
[patent_doc_number] => 10008250
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Single level cell write buffering for multiple level cell non-volatile memory
[patent_app_type] => utility
[patent_app_number] => 14/671493
[patent_app_country] => US
[patent_app_date] => 2015-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7346
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14671493
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/671493 | Single level cell write buffering for multiple level cell non-volatile memory | Mar 26, 2015 | Issued |
Array
(
[id] => 10440266
[patent_doc_number] => 20150325278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'VOLTAGE-CONTROLLED SOLID-STATE MAGNETIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/659059
[patent_app_country] => US
[patent_app_date] => 2015-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 25656
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14659059
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/659059 | VOLTAGE-CONTROLLED SOLID-STATE MAGNETIC DEVICES | Mar 15, 2015 | Abandoned |
Array
(
[id] => 10732759
[patent_doc_number] => 20160078910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND DRIVING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/657297
[patent_app_country] => US
[patent_app_date] => 2015-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3945
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14657297
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/657297 | SEMICONDUCTOR MEMORY DEVICE AND DRIVING METHOD THEREOF | Mar 12, 2015 | Abandoned |
Array
(
[id] => 12249911
[patent_doc_number] => 09922692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Semiconductor device including refresh circuit for memory cell'
[patent_app_type] => utility
[patent_app_number] => 14/645049
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 19690
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14645049
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/645049 | Semiconductor device including refresh circuit for memory cell | Mar 10, 2015 | Issued |
Array
(
[id] => 12256777
[patent_doc_number] => 09928925
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-27
[patent_title] => 'Multi-chip non-volatile semiconductor memory package including heater and sensor elements'
[patent_app_type] => utility
[patent_app_number] => 14/639313
[patent_app_country] => US
[patent_app_date] => 2015-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 9202
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14639313
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/639313 | Multi-chip non-volatile semiconductor memory package including heater and sensor elements | Mar 4, 2015 | Issued |
Array
(
[id] => 13256729
[patent_doc_number] => 10141058
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-27
[patent_title] => Multi-chip non-volatile semiconductor memory package including heater and sensor elements
[patent_app_type] => utility
[patent_app_number] => 14/639301
[patent_app_country] => US
[patent_app_date] => 2015-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 8919
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14639301
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/639301 | Multi-chip non-volatile semiconductor memory package including heater and sensor elements | Mar 4, 2015 | Issued |
Array
(
[id] => 11028501
[patent_doc_number] => 20160225457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'MEMORY DEVICE AND METHOD OF READING DATA'
[patent_app_type] => utility
[patent_app_number] => 14/635329
[patent_app_country] => US
[patent_app_date] => 2015-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 14614
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14635329
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/635329 | Memory device and method of reading data | Mar 1, 2015 | Issued |
Array
(
[id] => 11043275
[patent_doc_number] => 20160240231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-18
[patent_title] => 'SHARED GATE FED SENSE AMPLIFIER'
[patent_app_type] => utility
[patent_app_number] => 14/624605
[patent_app_country] => US
[patent_app_date] => 2015-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14624605
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/624605 | Shared gate fed sense amplifier | Feb 17, 2015 | Issued |
Array
(
[id] => 10764990
[patent_doc_number] => 20160111145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => '6T SRAM CELL'
[patent_app_type] => utility
[patent_app_number] => 14/624847
[patent_app_country] => US
[patent_app_date] => 2015-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3218
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14624847
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/624847 | 6T SRAM CELL | Feb 17, 2015 | |
Array
(
[id] => 11028489
[patent_doc_number] => 20160225445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'WRITING METHOD AND READING METHOD OF PHASE CHANGE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/609595
[patent_app_country] => US
[patent_app_date] => 2015-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3350
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14609595
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/609595 | WRITING METHOD AND READING METHOD OF PHASE CHANGE MEMORY | Jan 29, 2015 | Abandoned |
Array
(
[id] => 11489270
[patent_doc_number] => 09595342
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-14
[patent_title] => 'Method and apparatus for refresh programming of memory cells based on amount of threshold voltage downshift'
[patent_app_type] => utility
[patent_app_number] => 14/600365
[patent_app_country] => US
[patent_app_date] => 2015-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 59
[patent_no_of_words] => 23525
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14600365
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/600365 | Method and apparatus for refresh programming of memory cells based on amount of threshold voltage downshift | Jan 19, 2015 | Issued |
Array
(
[id] => 10992828
[patent_doc_number] => 20160189774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'REFRESH LOGIC TO REFRESH ONLY MEMORY CELLS HAVING A FIRST VALUE'
[patent_app_type] => utility
[patent_app_number] => 14/583547
[patent_app_country] => US
[patent_app_date] => 2014-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4927
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14583547
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/583547 | Refresh logic to refresh only memory cells having a first value | Dec 25, 2014 | Issued |
Array
(
[id] => 10788136
[patent_doc_number] => 20160134292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SAMPLING CIRCUIT MODULE, MEMORY CONTROL CIRCUIT UNIT, AND DATA SAMPLING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/578471
[patent_app_country] => US
[patent_app_date] => 2014-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8414
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14578471
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/578471 | Sampling module including delay locked loop, sampling unit, memory control unit, and data sampling method thereof | Dec 20, 2014 | Issued |
Array
(
[id] => 10290169
[patent_doc_number] => 20150175167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'COURSE ESTIMATOR'
[patent_app_type] => utility
[patent_app_number] => 14/576884
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5618
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14576884
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/576884 | COURSE ESTIMATOR | Dec 18, 2014 | Abandoned |
Array
(
[id] => 10290167
[patent_doc_number] => 20150175166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'COURSE ESTIMATOR'
[patent_app_type] => utility
[patent_app_number] => 14/575006
[patent_app_country] => US
[patent_app_date] => 2014-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6271
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14575006
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/575006 | Course estimator and method of estimating a state of a course of a vehicle and a non-transitory computer-readable storage medium for the same | Dec 17, 2014 | Issued |
Array
(
[id] => 10440290
[patent_doc_number] => 20150325301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'NONVOLATILE MEMORY DEVICE AND ERASING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/574079
[patent_app_country] => US
[patent_app_date] => 2014-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 16607
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14574079
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/574079 | Nonvolatile memory device and erasing method thereof | Dec 16, 2014 | Issued |