My Trang Ton

Array ( [id] => 7023389 [patent_doc_number] => 20050017783 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'Interface circuit and signal clamping circuit using level-down shifter' [patent_app_type] => utility [patent_app_number] => 10/890493 [patent_app_country] => US [patent_app_date] => 2004-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4991 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20050017783.pdf [firstpage_image] =>[orig_patent_app_number] => 10890493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 492256 [patent_doc_number] => 07215157 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-08 [patent_title] => 'Small-amplitude differential interface circuit' [patent_app_type] => utility [patent_app_number] => 10/889034 [patent_app_country] => US [patent_app_date] => 2004-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3960 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/215/07215157.pdf [firstpage_image] =>[orig_patent_app_number] => 10889034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7252158 [patent_doc_number] => 20040239378 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Sample-and-hold with no-delay reset' [patent_app_type] => new [patent_app_number] => 10/889377 [patent_app_country] => US [patent_app_date] => 2004-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6428 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20040239378.pdf [firstpage_image] =>[orig_patent_app_number] => 10889377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 616956 [patent_doc_number] => 07145369 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-05 [patent_title] => 'Output driver for an integrated circuit and method for driving an output driver' [patent_app_type] => utility [patent_app_number] => 10/887949 [patent_app_country] => US [patent_app_date] => 2004-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3644 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145369.pdf [firstpage_image] =>[orig_patent_app_number] => 10887949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5736521 [patent_doc_number] => 20060006911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Driving circuit for electrical nailing gun' [patent_app_type] => utility [patent_app_number] => 10/885603 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2293 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20060006911.pdf [firstpage_image] =>[orig_patent_app_number] => 10885603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7095497 [patent_doc_number] => 20050127955 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Low power output driver' [patent_app_type] => utility [patent_app_number] => 10/886850 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3889 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20050127955.pdf [firstpage_image] =>[orig_patent_app_number] => 10886850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6994554 [patent_doc_number] => 20050134332 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Programmable high speed I/O interface' [patent_app_type] => utility [patent_app_number] => 10/886015 [patent_app_country] => US [patent_app_date] => 2004-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 10313 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20050134332.pdf [firstpage_image] =>[orig_patent_app_number] => 10886015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7059311 [patent_doc_number] => 20050001670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Temperature sensing circuit and method' [patent_app_type] => utility [patent_app_number] => 10/884684 [patent_app_country] => US [patent_app_date] => 2004-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5134 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20050001670.pdf [firstpage_image] =>[orig_patent_app_number] => 10884684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 651439 [patent_doc_number] => 07113017 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-26 [patent_title] => 'Floating gate analog voltage level shift circuit and method for producing a voltage reference that operates on a low supply voltage' [patent_app_type] => utility [patent_app_number] => 10/884234 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8706 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/113/07113017.pdf [firstpage_image] =>[orig_patent_app_number] => 10884234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 606937 [patent_doc_number] => 07154306 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-26 [patent_title] => 'Circuit and method for performing track and hold operations' [patent_app_type] => utility [patent_app_number] => 10/882456 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3718 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/154/07154306.pdf [firstpage_image] =>[orig_patent_app_number] => 10882456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5892931 [patent_doc_number] => 20060001469 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-05 [patent_title] => 'Using active circuits to compensate for resistance variations in embedded poly resistors' [patent_app_type] => utility [patent_app_number] => 10/881098 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2367 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20060001469.pdf [firstpage_image] =>[orig_patent_app_number] => 10881098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7073107 [patent_doc_number] => 20050146373 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Fuse circuit' [patent_app_type] => utility [patent_app_number] => 10/879131 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1923 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146373.pdf [firstpage_image] =>[orig_patent_app_number] => 10879131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7621957 [patent_doc_number] => 06977544 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-20 [patent_title] => 'Boosted sampling circuit and relative method of driving' [patent_app_type] => utility [patent_app_number] => 10/879485 [patent_app_country] => US [patent_app_date] => 2004-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3362 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/977/06977544.pdf [firstpage_image] =>[orig_patent_app_number] => 10879485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6975936 [patent_doc_number] => 20050285651 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-29 [patent_title] => 'Ultra-drowsy circuit' [patent_app_type] => utility [patent_app_number] => 10/881850 [patent_app_country] => US [patent_app_date] => 2004-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3596 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20050285651.pdf [firstpage_image] =>[orig_patent_app_number] => 10881850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 627505 [patent_doc_number] => 07135892 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-14 [patent_title] => 'Peak detector systems and methods with leakage compensation' [patent_app_type] => utility [patent_app_number] => 11/089577 [patent_app_country] => US [patent_app_date] => 2004-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5924 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/135/07135892.pdf [firstpage_image] =>[orig_patent_app_number] => 11089577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1028765 [patent_doc_number] => 06882204 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-19 [patent_title] => 'Semiconductor integrated circuit device with differential output driver circuit, and system for semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 10/875397 [patent_app_country] => US [patent_app_date] => 2004-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 8157 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/882/06882204.pdf [firstpage_image] =>[orig_patent_app_number] => 10875397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 681498 [patent_doc_number] => 07084672 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-01 [patent_title] => 'Sense amplifier circuit for content addressable memory device' [patent_app_type] => utility [patent_app_number] => 10/873608 [patent_app_country] => US [patent_app_date] => 2004-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 6045 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/084/07084672.pdf [firstpage_image] =>[orig_patent_app_number] => 10873608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 712693 [patent_doc_number] => 07057420 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Semiconductor device having sense amplifier driver with capacitor affected by off current' [patent_app_type] => utility [patent_app_number] => 10/873943 [patent_app_country] => US [patent_app_date] => 2004-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4589 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/057/07057420.pdf [firstpage_image] =>[orig_patent_app_number] => 10873943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7054274 [patent_doc_number] => 20050275446 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Automatic integration reset offset subtraction circuit' [patent_app_type] => utility [patent_app_number] => 10/868429 [patent_app_country] => US [patent_app_date] => 2004-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4433 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20050275446.pdf [firstpage_image] =>[orig_patent_app_number] => 10868429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 696675 [patent_doc_number] => 07071749 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Error correcting latch' [patent_app_type] => utility [patent_app_number] => 10/868706 [patent_app_country] => US [patent_app_date] => 2004-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 24 [patent_no_of_words] => 5679 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/071/07071749.pdf [firstpage_image] =>[orig_patent_app_number] => 10868706 [rel_patent_id] =>[rel_patent_doc_number] =>)