My Trang Ton

Array ( [id] => 7054264 [patent_doc_number] => 20050275436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Methods and devices for obtaining sampling clocks' [patent_app_type] => utility [patent_app_number] => 10/868338 [patent_app_country] => US [patent_app_date] => 2004-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3527 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20050275436.pdf [firstpage_image] =>[orig_patent_app_number] => 10868338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677469 [patent_doc_number] => 07088148 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Sample and hold circuit and bootstrapping circuits therefor' [patent_app_type] => utility [patent_app_number] => 10/863561 [patent_app_country] => US [patent_app_date] => 2004-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 6367 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/088/07088148.pdf [firstpage_image] =>[orig_patent_app_number] => 10863561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6942973 [patent_doc_number] => 20050195021 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'CURRENT MODE OUTPUT STAGE CIRCUIT WITH OPEN LOOP DC OFFSET REDUCTION' [patent_app_type] => utility [patent_app_number] => 10/856076 [patent_app_country] => US [patent_app_date] => 2004-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3743 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20050195021.pdf [firstpage_image] =>[orig_patent_app_number] => 10856076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 500700 [patent_doc_number] => 07208983 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-24 [patent_title] => 'Image-sensor signal processing circuit' [patent_app_type] => utility [patent_app_number] => 10/855608 [patent_app_country] => US [patent_app_date] => 2004-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 38 [patent_no_of_words] => 10228 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/208/07208983.pdf [firstpage_image] =>[orig_patent_app_number] => 10855608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 735089 [patent_doc_number] => 07038499 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-05-02 [patent_title] => 'System and method for a programmable threshold detector for automatically switching to an active mode or standby mode in a device' [patent_app_type] => utility [patent_app_number] => 10/856101 [patent_app_country] => US [patent_app_date] => 2004-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 7151 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/038/07038499.pdf [firstpage_image] =>[orig_patent_app_number] => 10856101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 620655 [patent_doc_number] => 07142031 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-28 [patent_title] => 'Delay device, semiconductor testing device, semiconductor device, and oscilloscope' [patent_app_type] => utility [patent_app_number] => 10/853553 [patent_app_country] => US [patent_app_date] => 2004-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 39 [patent_no_of_words] => 13615 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/142/07142031.pdf [firstpage_image] =>[orig_patent_app_number] => 10853553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7409320 [patent_doc_number] => 20040263368 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Mix-type sample and hold circuit of receiving end and receiving method thereof' [patent_app_type] => new [patent_app_number] => 10/851175 [patent_app_country] => US [patent_app_date] => 2004-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2399 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20040263368.pdf [firstpage_image] =>[orig_patent_app_number] => 10851175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 462074 [patent_doc_number] => 07242234 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-07-10 [patent_title] => 'Edge-triggered flip-flop' [patent_app_type] => utility [patent_app_number] => 10/851048 [patent_app_country] => US [patent_app_date] => 2004-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4364 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/242/07242234.pdf [firstpage_image] =>[orig_patent_app_number] => 10851048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7208153 [patent_doc_number] => 20050258876 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-24 [patent_title] => 'System for producing high-voltage, low-power driver circuitry' [patent_app_type] => utility [patent_app_number] => 10/851007 [patent_app_country] => US [patent_app_date] => 2004-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4134 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20050258876.pdf [firstpage_image] =>[orig_patent_app_number] => 10851007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7339750 [patent_doc_number] => 20040246041 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Feedback control system and method' [patent_app_type] => new [patent_app_number] => 10/848034 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4787 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246041.pdf [firstpage_image] =>[orig_patent_app_number] => 10848034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677477 [patent_doc_number] => 07088152 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Data driving circuit and semiconductor memory device having the same' [patent_app_type] => utility [patent_app_number] => 10/848913 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5644 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/088/07088152.pdf [firstpage_image] =>[orig_patent_app_number] => 10848913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 951740 [patent_doc_number] => 06960945 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-01 [patent_title] => 'High-performance drive circuitry for capacitive transducers' [patent_app_type] => utility [patent_app_number] => 10/848710 [patent_app_country] => US [patent_app_date] => 2004-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 10289 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/960/06960945.pdf [firstpage_image] =>[orig_patent_app_number] => 10848710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7609282 [patent_doc_number] => 06998907 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-02-14 [patent_title] => 'Apparatus and method for receiving high-common mode voltage range signals with low-voltage devices' [patent_app_type] => utility [patent_app_number] => 10/847103 [patent_app_country] => US [patent_app_date] => 2004-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4317 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/998/06998907.pdf [firstpage_image] =>[orig_patent_app_number] => 10847103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 638839 [patent_doc_number] => 07126394 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-24 [patent_title] => 'History-based slew rate control to reduce intersymbol interference' [patent_app_type] => utility [patent_app_number] => 10/847199 [patent_app_country] => US [patent_app_date] => 2004-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 7863 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/126/07126394.pdf [firstpage_image] =>[orig_patent_app_number] => 10847199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 997046 [patent_doc_number] => 06914466 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Input circuit with hysteresis' [patent_app_type] => utility [patent_app_number] => 10/845352 [patent_app_country] => US [patent_app_date] => 2004-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2876 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914466.pdf [firstpage_image] =>[orig_patent_app_number] => 10845352 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 730906 [patent_doc_number] => 07042271 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-09 [patent_title] => 'Resistor compensation apparatus' [patent_app_type] => utility [patent_app_number] => 10/840524 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7444 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/042/07042271.pdf [firstpage_image] =>[orig_patent_app_number] => 10840524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7364639 [patent_doc_number] => 20040217799 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Semiconductor circuit device' [patent_app_type] => new [patent_app_number] => 10/836202 [patent_app_country] => US [patent_app_date] => 2004-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7160 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20040217799.pdf [firstpage_image] =>[orig_patent_app_number] => 10836202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7081080 [patent_doc_number] => 20050046460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Amplifier compensation techniques for switched capacitor circuits' [patent_app_type] => utility [patent_app_number] => 10/835401 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2265 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20050046460.pdf [firstpage_image] =>[orig_patent_app_number] => 10835401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 709135 [patent_doc_number] => 07061283 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-13 [patent_title] => 'Differential clock driver circuit' [patent_app_type] => utility [patent_app_number] => 10/836969 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5321 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/061/07061283.pdf [firstpage_image] =>[orig_patent_app_number] => 10836969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7619582 [patent_doc_number] => 06943604 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-13 [patent_title] => 'Device and method for correcting the duty cycle of a clock signal' [patent_app_type] => utility [patent_app_number] => 10/834385 [patent_app_country] => US [patent_app_date] => 2004-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4348 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943604.pdf [firstpage_image] =>[orig_patent_app_number] => 10834385 [rel_patent_id] =>[rel_patent_doc_number] =>)