
My Trang Ton
Examiner (ID: 3916, Phone: (571)272-1754 , Office: P/3992 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 3992, 2816, 2504 |
| Total Applications | 1512 |
| Issued Applications | 1345 |
| Pending Applications | 95 |
| Abandoned Applications | 73 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7059311
[patent_doc_number] => 20050001670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'Temperature sensing circuit and method'
[patent_app_type] => utility
[patent_app_number] => 10/884684
[patent_app_country] => US
[patent_app_date] => 2004-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5134
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20050001670.pdf
[firstpage_image] =>[orig_patent_app_number] => 10884684
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/884684 | Temperature sensing circuit and method | Jul 1, 2004 | Issued |
Array
(
[id] => 606937
[patent_doc_number] => 07154306
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-26
[patent_title] => 'Circuit and method for performing track and hold operations'
[patent_app_type] => utility
[patent_app_number] => 10/882456
[patent_app_country] => US
[patent_app_date] => 2004-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3718
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/154/07154306.pdf
[firstpage_image] =>[orig_patent_app_number] => 10882456
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/882456 | Circuit and method for performing track and hold operations | Jun 30, 2004 | Issued |
Array
(
[id] => 651439
[patent_doc_number] => 07113017
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-26
[patent_title] => 'Floating gate analog voltage level shift circuit and method for producing a voltage reference that operates on a low supply voltage'
[patent_app_type] => utility
[patent_app_number] => 10/884234
[patent_app_country] => US
[patent_app_date] => 2004-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8706
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/113/07113017.pdf
[firstpage_image] =>[orig_patent_app_number] => 10884234
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/884234 | Floating gate analog voltage level shift circuit and method for producing a voltage reference that operates on a low supply voltage | Jun 30, 2004 | Issued |
Array
(
[id] => 7073107
[patent_doc_number] => 20050146373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Fuse circuit'
[patent_app_type] => utility
[patent_app_number] => 10/879131
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1923
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20050146373.pdf
[firstpage_image] =>[orig_patent_app_number] => 10879131
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/879131 | Fuse circuit | Jun 29, 2004 | Issued |
Array
(
[id] => 5892931
[patent_doc_number] => 20060001469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Using active circuits to compensate for resistance variations in embedded poly resistors'
[patent_app_type] => utility
[patent_app_number] => 10/881098
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2367
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20060001469.pdf
[firstpage_image] =>[orig_patent_app_number] => 10881098
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/881098 | Using active circuits to compensate for resistance variations in embedded poly resistors | Jun 29, 2004 | Issued |
Array
(
[id] => 7621957
[patent_doc_number] => 06977544
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-20
[patent_title] => 'Boosted sampling circuit and relative method of driving'
[patent_app_type] => utility
[patent_app_number] => 10/879485
[patent_app_country] => US
[patent_app_date] => 2004-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3362
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/977/06977544.pdf
[firstpage_image] =>[orig_patent_app_number] => 10879485
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/879485 | Boosted sampling circuit and relative method of driving | Jun 28, 2004 | Issued |
Array
(
[id] => 6975936
[patent_doc_number] => 20050285651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-29
[patent_title] => 'Ultra-drowsy circuit'
[patent_app_type] => utility
[patent_app_number] => 10/881850
[patent_app_country] => US
[patent_app_date] => 2004-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3596
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20050285651.pdf
[firstpage_image] =>[orig_patent_app_number] => 10881850
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/881850 | Ultra-drowsy circuit | Jun 28, 2004 | Issued |
Array
(
[id] => 627505
[patent_doc_number] => 07135892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-14
[patent_title] => 'Peak detector systems and methods with leakage compensation'
[patent_app_type] => utility
[patent_app_number] => 11/089577
[patent_app_country] => US
[patent_app_date] => 2004-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5924
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/135/07135892.pdf
[firstpage_image] =>[orig_patent_app_number] => 11089577
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/089577 | Peak detector systems and methods with leakage compensation | Jun 28, 2004 | Issued |
Array
(
[id] => 1028765
[patent_doc_number] => 06882204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-19
[patent_title] => 'Semiconductor integrated circuit device with differential output driver circuit, and system for semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 10/875397
[patent_app_country] => US
[patent_app_date] => 2004-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 8157
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/882/06882204.pdf
[firstpage_image] =>[orig_patent_app_number] => 10875397
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/875397 | Semiconductor integrated circuit device with differential output driver circuit, and system for semiconductor integrated circuit device | Jun 24, 2004 | Issued |
Array
(
[id] => 712693
[patent_doc_number] => 07057420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-06
[patent_title] => 'Semiconductor device having sense amplifier driver with capacitor affected by off current'
[patent_app_type] => utility
[patent_app_number] => 10/873943
[patent_app_country] => US
[patent_app_date] => 2004-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4589
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/057/07057420.pdf
[firstpage_image] =>[orig_patent_app_number] => 10873943
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/873943 | Semiconductor device having sense amplifier driver with capacitor affected by off current | Jun 21, 2004 | Issued |
Array
(
[id] => 681498
[patent_doc_number] => 07084672
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-01
[patent_title] => 'Sense amplifier circuit for content addressable memory device'
[patent_app_type] => utility
[patent_app_number] => 10/873608
[patent_app_country] => US
[patent_app_date] => 2004-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 6045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/084/07084672.pdf
[firstpage_image] =>[orig_patent_app_number] => 10873608
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/873608 | Sense amplifier circuit for content addressable memory device | Jun 21, 2004 | Issued |
Array
(
[id] => 7054264
[patent_doc_number] => 20050275436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Methods and devices for obtaining sampling clocks'
[patent_app_type] => utility
[patent_app_number] => 10/868338
[patent_app_country] => US
[patent_app_date] => 2004-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3527
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20050275436.pdf
[firstpage_image] =>[orig_patent_app_number] => 10868338
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/868338 | Methods and devices for obtaining sampling clocks | Jun 14, 2004 | Issued |
Array
(
[id] => 696675
[patent_doc_number] => 07071749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-04
[patent_title] => 'Error correcting latch'
[patent_app_type] => utility
[patent_app_number] => 10/868706
[patent_app_country] => US
[patent_app_date] => 2004-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 5679
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/071/07071749.pdf
[firstpage_image] =>[orig_patent_app_number] => 10868706
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/868706 | Error correcting latch | Jun 14, 2004 | Issued |
Array
(
[id] => 7054274
[patent_doc_number] => 20050275446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Automatic integration reset offset subtraction circuit'
[patent_app_type] => utility
[patent_app_number] => 10/868429
[patent_app_country] => US
[patent_app_date] => 2004-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4433
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20050275446.pdf
[firstpage_image] =>[orig_patent_app_number] => 10868429
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/868429 | Automatic integration reset offset subtraction circuit | Jun 14, 2004 | Issued |
Array
(
[id] => 677469
[patent_doc_number] => 07088148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-08
[patent_title] => 'Sample and hold circuit and bootstrapping circuits therefor'
[patent_app_type] => utility
[patent_app_number] => 10/863561
[patent_app_country] => US
[patent_app_date] => 2004-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6367
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/088/07088148.pdf
[firstpage_image] =>[orig_patent_app_number] => 10863561
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/863561 | Sample and hold circuit and bootstrapping circuits therefor | Jun 7, 2004 | Issued |
Array
(
[id] => 500700
[patent_doc_number] => 07208983
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-04-24
[patent_title] => 'Image-sensor signal processing circuit'
[patent_app_type] => utility
[patent_app_number] => 10/855608
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 38
[patent_no_of_words] => 10228
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/208/07208983.pdf
[firstpage_image] =>[orig_patent_app_number] => 10855608
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/855608 | Image-sensor signal processing circuit | May 27, 2004 | Issued |
Array
(
[id] => 6942973
[patent_doc_number] => 20050195021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'CURRENT MODE OUTPUT STAGE CIRCUIT WITH OPEN LOOP DC OFFSET REDUCTION'
[patent_app_type] => utility
[patent_app_number] => 10/856076
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3743
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20050195021.pdf
[firstpage_image] =>[orig_patent_app_number] => 10856076
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/856076 | Current mode output stage circuit with open loop DC offset reduction | May 27, 2004 | Issued |
Array
(
[id] => 735089
[patent_doc_number] => 07038499
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-02
[patent_title] => 'System and method for a programmable threshold detector for automatically switching to an active mode or standby mode in a device'
[patent_app_type] => utility
[patent_app_number] => 10/856101
[patent_app_country] => US
[patent_app_date] => 2004-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7151
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/038/07038499.pdf
[firstpage_image] =>[orig_patent_app_number] => 10856101
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/856101 | System and method for a programmable threshold detector for automatically switching to an active mode or standby mode in a device | May 26, 2004 | Issued |
Array
(
[id] => 620655
[patent_doc_number] => 07142031
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-28
[patent_title] => 'Delay device, semiconductor testing device, semiconductor device, and oscilloscope'
[patent_app_type] => utility
[patent_app_number] => 10/853553
[patent_app_country] => US
[patent_app_date] => 2004-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 39
[patent_no_of_words] => 13615
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/142/07142031.pdf
[firstpage_image] =>[orig_patent_app_number] => 10853553
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/853553 | Delay device, semiconductor testing device, semiconductor device, and oscilloscope | May 24, 2004 | Issued |
Array
(
[id] => 7409320
[patent_doc_number] => 20040263368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Mix-type sample and hold circuit of receiving end and receiving method thereof'
[patent_app_type] => new
[patent_app_number] => 10/851175
[patent_app_country] => US
[patent_app_date] => 2004-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2399
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20040263368.pdf
[firstpage_image] =>[orig_patent_app_number] => 10851175
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/851175 | Mix-type sample and hold circuit of receiving end and receiving method thereof | May 23, 2004 | Issued |