
My Trang Ton
Examiner (ID: 9286)
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2504, 3992 |
| Total Applications | 1495 |
| Issued Applications | 1343 |
| Pending Applications | 84 |
| Abandoned Applications | 72 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 470099
[patent_doc_number] => 07233185
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-06-19
[patent_title] => 'Vernier circuit for fine control of sample time'
[patent_app_type] => utility
[patent_app_number] => 10/837478
[patent_app_country] => US
[patent_app_date] => 2004-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2704
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/233/07233185.pdf
[firstpage_image] =>[orig_patent_app_number] => 10837478
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/837478 | Vernier circuit for fine control of sample time | Apr 28, 2004 | Issued |
Array
(
[id] => 566204
[patent_doc_number] => 07157944
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-01-02
[patent_title] => 'Differential signal detector methods and apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/833706
[patent_app_country] => US
[patent_app_date] => 2004-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3769
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/157/07157944.pdf
[firstpage_image] =>[orig_patent_app_number] => 10833706
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/833706 | Differential signal detector methods and apparatus | Apr 26, 2004 | Issued |
Array
(
[id] => 6923845
[patent_doc_number] => 20050237100
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-27
[patent_title] => 'CMOS-based receiver for communications applications'
[patent_app_type] => utility
[patent_app_number] => 10/832237
[patent_app_country] => US
[patent_app_date] => 2004-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3617
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20050237100.pdf
[firstpage_image] =>[orig_patent_app_number] => 10832237
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/832237 | CMOS-based receiver for communications applications | Apr 26, 2004 | Issued |
Array
(
[id] => 7059310
[patent_doc_number] => 20050001669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'Mixer circuit offset compensation'
[patent_app_type] => utility
[patent_app_number] => 10/825601
[patent_app_country] => US
[patent_app_date] => 2004-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1932
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20050001669.pdf
[firstpage_image] =>[orig_patent_app_number] => 10825601
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/825601 | Mixer circuit offset compensation | Apr 15, 2004 | Issued |
Array
(
[id] => 7619592
[patent_doc_number] => 06943594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Driver including voltage-follower-type operational amplifier with high driving power and display apparatus using the same'
[patent_app_type] => utility
[patent_app_number] => 10/824596
[patent_app_country] => US
[patent_app_date] => 2004-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7849
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/943/06943594.pdf
[firstpage_image] =>[orig_patent_app_number] => 10824596
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/824596 | Driver including voltage-follower-type operational amplifier with high driving power and display apparatus using the same | Apr 14, 2004 | Issued |
Array
(
[id] => 562659
[patent_doc_number] => 07161406
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-01-09
[patent_title] => 'Method and apparatus for providing non 2:1 Gilbert cell mixer'
[patent_app_type] => utility
[patent_app_number] => 10/824960
[patent_app_country] => US
[patent_app_date] => 2004-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3462
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/161/07161406.pdf
[firstpage_image] =>[orig_patent_app_number] => 10824960
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/824960 | Method and apparatus for providing non 2:1 Gilbert cell mixer | Apr 14, 2004 | Issued |
Array
(
[id] => 790994
[patent_doc_number] => 06985019
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-01-10
[patent_title] => 'Overvoltage clamp circuit'
[patent_app_type] => utility
[patent_app_number] => 10/823450
[patent_app_country] => US
[patent_app_date] => 2004-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4408
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/985/06985019.pdf
[firstpage_image] =>[orig_patent_app_number] => 10823450
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/823450 | Overvoltage clamp circuit | Apr 12, 2004 | Issued |
Array
(
[id] => 775123
[patent_doc_number] => 07002392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-21
[patent_title] => 'Converting signals from a low voltage domain to a high voltage domain'
[patent_app_type] => utility
[patent_app_number] => 10/821017
[patent_app_country] => US
[patent_app_date] => 2004-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1966
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/002/07002392.pdf
[firstpage_image] =>[orig_patent_app_number] => 10821017
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/821017 | Converting signals from a low voltage domain to a high voltage domain | Apr 7, 2004 | Issued |
Array
(
[id] => 7445621
[patent_doc_number] => 20040196078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-07
[patent_title] => 'Methods and systems for decreasing transmission timing variations'
[patent_app_type] => new
[patent_app_number] => 10/815695
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3427
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20040196078.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815695
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815695 | Methods and systems for decreasing transmission timing variations | Apr 1, 2004 | Issued |
Array
(
[id] => 616966
[patent_doc_number] => 07145379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-05
[patent_title] => 'Current driver and display device'
[patent_app_type] => utility
[patent_app_number] => 10/815800
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13001
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/145/07145379.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815800
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815800 | Current driver and display device | Apr 1, 2004 | Issued |
Array
(
[id] => 7238527
[patent_doc_number] => 20040257144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-23
[patent_title] => 'Variable resistance circuit'
[patent_app_type] => new
[patent_app_number] => 10/814346
[patent_app_country] => US
[patent_app_date] => 2004-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6664
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0257/20040257144.pdf
[firstpage_image] =>[orig_patent_app_number] => 10814346
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/814346 | Variable resistance circuit | Mar 31, 2004 | Abandoned |
Array
(
[id] => 549273
[patent_doc_number] => 07167032
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-01-23
[patent_title] => 'Self-adjusting Schmitt trigger'
[patent_app_type] => utility
[patent_app_number] => 10/815403
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2735
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/167/07167032.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815403
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815403 | Self-adjusting Schmitt trigger | Mar 30, 2004 | Issued |
Array
(
[id] => 616957
[patent_doc_number] => 07145370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-05
[patent_title] => 'High-voltage switches in single-well CMOS processes'
[patent_app_type] => utility
[patent_app_number] => 10/814867
[patent_app_country] => US
[patent_app_date] => 2004-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8350
[patent_no_of_claims] => 99
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/145/07145370.pdf
[firstpage_image] =>[orig_patent_app_number] => 10814867
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/814867 | High-voltage switches in single-well CMOS processes | Mar 29, 2004 | Issued |
Array
(
[id] => 760046
[patent_doc_number] => 07015729
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-21
[patent_title] => 'Apparatus and method for sample-and-hold with boosted holding switch'
[patent_app_type] => utility
[patent_app_number] => 10/816322
[patent_app_country] => US
[patent_app_date] => 2004-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3700
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/015/07015729.pdf
[firstpage_image] =>[orig_patent_app_number] => 10816322
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/816322 | Apparatus and method for sample-and-hold with boosted holding switch | Mar 29, 2004 | Issued |
| 10/815155 | Analog control integrated FET based variable attenuators | Mar 29, 2004 | Abandoned |
Array
(
[id] => 7335249
[patent_doc_number] => 20040189373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Method for application of gating signal in double gate FET'
[patent_app_type] => new
[patent_app_number] => 10/808432
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4701
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20040189373.pdf
[firstpage_image] =>[orig_patent_app_number] => 10808432
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/808432 | Method for application of gating signal in insulated double gate FET | Mar 24, 2004 | Issued |
Array
(
[id] => 757024
[patent_doc_number] => 07019580
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-28
[patent_title] => 'NMOS composite device Vds bootstrappers'
[patent_app_type] => utility
[patent_app_number] => 10/807973
[patent_app_country] => US
[patent_app_date] => 2004-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2396
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/019/07019580.pdf
[firstpage_image] =>[orig_patent_app_number] => 10807973
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/807973 | NMOS composite device Vds bootstrappers | Mar 23, 2004 | Issued |
Array
(
[id] => 6956197
[patent_doc_number] => 20050212567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'High voltage CMOS switch with reduced high voltage junction stresses'
[patent_app_type] => utility
[patent_app_number] => 10/808122
[patent_app_country] => US
[patent_app_date] => 2004-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3785
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20050212567.pdf
[firstpage_image] =>[orig_patent_app_number] => 10808122
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/808122 | High voltage CMOS switch with reduced high voltage junction stresses | Mar 23, 2004 | Issued |
Array
(
[id] => 969038
[patent_doc_number] => 06940316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-06
[patent_title] => 'Comparator circuit'
[patent_app_type] => utility
[patent_app_number] => 10/807184
[patent_app_country] => US
[patent_app_date] => 2004-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3274
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/940/06940316.pdf
[firstpage_image] =>[orig_patent_app_number] => 10807184
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/807184 | Comparator circuit | Mar 23, 2004 | Issued |
Array
(
[id] => 770727
[patent_doc_number] => 07005913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'I/O buffer with wide range voltage translator'
[patent_app_type] => utility
[patent_app_number] => 10/807419
[patent_app_country] => US
[patent_app_date] => 2004-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1788
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005913.pdf
[firstpage_image] =>[orig_patent_app_number] => 10807419
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/807419 | I/O buffer with wide range voltage translator | Mar 21, 2004 | Issued |