My Trang Ton

Array ( [id] => 775123 [patent_doc_number] => 07002392 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Converting signals from a low voltage domain to a high voltage domain' [patent_app_type] => utility [patent_app_number] => 10/821017 [patent_app_country] => US [patent_app_date] => 2004-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1966 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/002/07002392.pdf [firstpage_image] =>[orig_patent_app_number] => 10821017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7445621 [patent_doc_number] => 20040196078 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Methods and systems for decreasing transmission timing variations' [patent_app_type] => new [patent_app_number] => 10/815695 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3427 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20040196078.pdf [firstpage_image] =>[orig_patent_app_number] => 10815695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 616966 [patent_doc_number] => 07145379 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-05 [patent_title] => 'Current driver and display device' [patent_app_type] => utility [patent_app_number] => 10/815800 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13001 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145379.pdf [firstpage_image] =>[orig_patent_app_number] => 10815800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7238527 [patent_doc_number] => 20040257144 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-23 [patent_title] => 'Variable resistance circuit' [patent_app_type] => new [patent_app_number] => 10/814346 [patent_app_country] => US [patent_app_date] => 2004-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 6664 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20040257144.pdf [firstpage_image] =>[orig_patent_app_number] => 10814346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 549273 [patent_doc_number] => 07167032 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-01-23 [patent_title] => 'Self-adjusting Schmitt trigger' [patent_app_type] => utility [patent_app_number] => 10/815403 [patent_app_country] => US [patent_app_date] => 2004-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2735 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/167/07167032.pdf [firstpage_image] =>[orig_patent_app_number] => 10815403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 616957 [patent_doc_number] => 07145370 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-05 [patent_title] => 'High-voltage switches in single-well CMOS processes' [patent_app_type] => utility [patent_app_number] => 10/814867 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 8350 [patent_no_of_claims] => 99 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145370.pdf [firstpage_image] =>[orig_patent_app_number] => 10814867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 760046 [patent_doc_number] => 07015729 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-21 [patent_title] => 'Apparatus and method for sample-and-hold with boosted holding switch' [patent_app_type] => utility [patent_app_number] => 10/816322 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3700 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/015/07015729.pdf [firstpage_image] =>[orig_patent_app_number] => 10816322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7335249 [patent_doc_number] => 20040189373 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Method for application of gating signal in double gate FET' [patent_app_type] => new [patent_app_number] => 10/808432 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4701 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20040189373.pdf [firstpage_image] =>[orig_patent_app_number] => 10808432 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 969038 [patent_doc_number] => 06940316 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Comparator circuit' [patent_app_type] => utility [patent_app_number] => 10/807184 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3274 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/940/06940316.pdf [firstpage_image] =>[orig_patent_app_number] => 10807184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6956197 [patent_doc_number] => 20050212567 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'High voltage CMOS switch with reduced high voltage junction stresses' [patent_app_type] => utility [patent_app_number] => 10/808122 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3785 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20050212567.pdf [firstpage_image] =>[orig_patent_app_number] => 10808122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 757024 [patent_doc_number] => 07019580 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-28 [patent_title] => 'NMOS composite device Vds bootstrappers' [patent_app_type] => utility [patent_app_number] => 10/807973 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2396 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/019/07019580.pdf [firstpage_image] =>[orig_patent_app_number] => 10807973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 793528 [patent_doc_number] => 06982574 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-03 [patent_title] => 'Method of forming a transistor driver and structure therefor' [patent_app_type] => utility [patent_app_number] => 10/805405 [patent_app_country] => US [patent_app_date] => 2004-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2657 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/982/06982574.pdf [firstpage_image] =>[orig_patent_app_number] => 10805405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 770727 [patent_doc_number] => 07005913 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'I/O buffer with wide range voltage translator' [patent_app_type] => utility [patent_app_number] => 10/807419 [patent_app_country] => US [patent_app_date] => 2004-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1788 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005913.pdf [firstpage_image] =>[orig_patent_app_number] => 10807419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7619589 [patent_doc_number] => 06943597 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-09-13 [patent_title] => 'Hard phase alignment of clock signals with an oscillator controller' [patent_app_type] => utility [patent_app_number] => 10/803338 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 16034 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943597.pdf [firstpage_image] =>[orig_patent_app_number] => 10803338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1074253 [patent_doc_number] => 06838919 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-04 [patent_title] => 'DCVSL pulse width controller and system' [patent_app_type] => utility [patent_app_number] => 10/803823 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 16174 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/838/06838919.pdf [firstpage_image] =>[orig_patent_app_number] => 10803823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7108959 [patent_doc_number] => 20050206412 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'HIGH FREQUENCY DIFFERENTIAL POWER AMPLIFIER' [patent_app_type] => utility [patent_app_number] => 10/802894 [patent_app_country] => US [patent_app_date] => 2004-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4651 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20050206412.pdf [firstpage_image] =>[orig_patent_app_number] => 10802894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7239305 [patent_doc_number] => 20050140420 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-30 [patent_title] => 'CLAMPING CIRCUIT FOR HIGH-SPEED LOW-SIDE DRIVER OUTPUTS' [patent_app_type] => utility [patent_app_number] => 10/798150 [patent_app_country] => US [patent_app_date] => 2004-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3158 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20050140420.pdf [firstpage_image] =>[orig_patent_app_number] => 10798150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 973032 [patent_doc_number] => 06937086 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-30 [patent_title] => 'Method and apparatus for operating a field-effect transistor (FET) pair' [patent_app_type] => utility [patent_app_number] => 10/796405 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5562 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/937/06937086.pdf [firstpage_image] =>[orig_patent_app_number] => 10796405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7177819 [patent_doc_number] => 20050189969 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Total harmonic distortion standard' [patent_app_type] => utility [patent_app_number] => 10/788935 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2626 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20050189969.pdf [firstpage_image] =>[orig_patent_app_number] => 10788935 [rel_patent_id] =>[rel_patent_doc_number] =>)