My Trang Ton

Array ( [id] => 6994580 [patent_doc_number] => 20050134358 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Method and apparatus switching a semiconductor switch with a multi-state drive circuit' [patent_app_type] => utility [patent_app_number] => 10/742545 [patent_app_country] => US [patent_app_date] => 2003-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3888 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20050134358.pdf [firstpage_image] =>[orig_patent_app_number] => 10742545 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1031945 [patent_doc_number] => 06879207 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-12 [patent_title] => 'Defect tolerant redundancy' [patent_app_type] => utility [patent_app_number] => 10/741243 [patent_app_country] => US [patent_app_date] => 2003-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6846 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/879/06879207.pdf [firstpage_image] =>[orig_patent_app_number] => 10741243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1047714 [patent_doc_number] => 06864724 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-08 [patent_title] => 'Current to voltage conversion circuit for photo detector integrated circuit employing gain switching circuit' [patent_app_type] => utility [patent_app_number] => 10/728557 [patent_app_country] => US [patent_app_date] => 2003-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6762 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/864/06864724.pdf [firstpage_image] =>[orig_patent_app_number] => 10728557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 997049 [patent_doc_number] => 06914467 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Dual edge programmable delay unit' [patent_app_type] => utility [patent_app_number] => 10/729779 [patent_app_country] => US [patent_app_date] => 2003-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7326 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914467.pdf [firstpage_image] =>[orig_patent_app_number] => 10729779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1054171 [patent_doc_number] => 06859089 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-22 [patent_title] => 'Power switching circuit with controlled reverse leakage' [patent_app_type] => utility [patent_app_number] => 10/726286 [patent_app_country] => US [patent_app_date] => 2003-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 4385 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/859/06859089.pdf [firstpage_image] =>[orig_patent_app_number] => 10726286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7140954 [patent_doc_number] => 20050116752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-02 [patent_title] => 'Output buffer with adjustment of signal transitions' [patent_app_type] => utility [patent_app_number] => 10/726297 [patent_app_country] => US [patent_app_date] => 2003-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5944 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20050116752.pdf [firstpage_image] =>[orig_patent_app_number] => 10726297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1019083 [patent_doc_number] => 06891428 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-05-10 [patent_title] => 'Single ended controlled current source' [patent_app_type] => utility [patent_app_number] => 10/722544 [patent_app_country] => US [patent_app_date] => 2003-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4318 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/891/06891428.pdf [firstpage_image] =>[orig_patent_app_number] => 10722544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1094266 [patent_doc_number] => 06825697 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-30 [patent_title] => 'High-performance track and hold circuit' [patent_app_type] => B1 [patent_app_number] => 10/689496 [patent_app_country] => US [patent_app_date] => 2003-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4316 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/825/06825697.pdf [firstpage_image] =>[orig_patent_app_number] => 10689496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 480833 [patent_doc_number] => 07224203 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => 'Analog voltage distribution on a die using switched capacitors' [patent_app_type] => utility [patent_app_number] => 10/686962 [patent_app_country] => US [patent_app_date] => 2003-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 2428 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224203.pdf [firstpage_image] =>[orig_patent_app_number] => 10686962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7165906 [patent_doc_number] => 20040076914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Timer circuit for valve activation in oil burner system' [patent_app_type] => new [patent_app_number] => 10/683339 [patent_app_country] => US [patent_app_date] => 2003-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6736 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076914.pdf [firstpage_image] =>[orig_patent_app_number] => 10683339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7401805 [patent_doc_number] => 20040105317 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-03 [patent_title] => 'Slew rate controlling method and system for output data' [patent_app_type] => new [patent_app_number] => 10/681836 [patent_app_country] => US [patent_app_date] => 2003-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6760 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20040105317.pdf [firstpage_image] =>[orig_patent_app_number] => 10681836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296536 [patent_doc_number] => 20040124889 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Led drive circuit' [patent_app_type] => new [patent_app_number] => 10/681084 [patent_app_country] => US [patent_app_date] => 2003-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7039 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124889.pdf [firstpage_image] =>[orig_patent_app_number] => 10681084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1074258 [patent_doc_number] => 06838925 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-04 [patent_title] => 'Three level inverter' [patent_app_type] => utility [patent_app_number] => 10/680278 [patent_app_country] => US [patent_app_date] => 2003-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6434 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/838/06838925.pdf [firstpage_image] =>[orig_patent_app_number] => 10680278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1060534 [patent_doc_number] => 06853220 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-08 [patent_title] => 'Method and amplification circuit with pre-emphasis' [patent_app_type] => utility [patent_app_number] => 10/679943 [patent_app_country] => US [patent_app_date] => 2003-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2153 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/853/06853220.pdf [firstpage_image] =>[orig_patent_app_number] => 10679943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7329763 [patent_doc_number] => 20040130355 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-08 [patent_title] => 'High-voltage detecting circuit' [patent_app_type] => new [patent_app_number] => 10/673226 [patent_app_country] => US [patent_app_date] => 2003-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3819 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0130/20040130355.pdf [firstpage_image] =>[orig_patent_app_number] => 10673226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 770661 [patent_doc_number] => 07005895 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Driver circuit with frequency-dependent signal feedback' [patent_app_type] => utility [patent_app_number] => 10/674119 [patent_app_country] => US [patent_app_date] => 2003-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2417 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005895.pdf [firstpage_image] =>[orig_patent_app_number] => 10674119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7619579 [patent_doc_number] => 06943607 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-13 [patent_title] => 'Method and device for generating delay signal' [patent_app_type] => utility [patent_app_number] => 10/672406 [patent_app_country] => US [patent_app_date] => 2003-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 5850 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943607.pdf [firstpage_image] =>[orig_patent_app_number] => 10672406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 785977 [patent_doc_number] => 06989703 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-24 [patent_title] => 'Shared delay circuit of a semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/673014 [patent_app_country] => US [patent_app_date] => 2003-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 4108 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/989/06989703.pdf [firstpage_image] =>[orig_patent_app_number] => 10673014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7189494 [patent_doc_number] => 20040084695 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-06 [patent_title] => 'Input and output circuit of semiconductor device' [patent_app_type] => new [patent_app_number] => 10/670592 [patent_app_country] => US [patent_app_date] => 2003-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7626 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20040084695.pdf [firstpage_image] =>[orig_patent_app_number] => 10670592 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296534 [patent_doc_number] => 20040124887 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Circuit device with clock pulse detection facility' [patent_app_type] => new [patent_app_number] => 10/668683 [patent_app_country] => US [patent_app_date] => 2003-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6091 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124887.pdf [firstpage_image] =>[orig_patent_app_number] => 10668683 [rel_patent_id] =>[rel_patent_doc_number] =>)