My Trang Ton

Array ( [id] => 1006393 [patent_doc_number] => 06906564 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Apparatus and method for delay matching of full and divided clock signals' [patent_app_type] => utility [patent_app_number] => 10/622708 [patent_app_country] => US [patent_app_date] => 2003-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4477 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906564.pdf [firstpage_image] =>[orig_patent_app_number] => 10622708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1117280 [patent_doc_number] => 06801071 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-05 [patent_title] => 'Semiconductor integrated circuit device with differential output driver circuit, and system for semiconductor integrated circuit device' [patent_app_type] => B1 [patent_app_number] => 10/620382 [patent_app_country] => US [patent_app_date] => 2003-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 8130 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/801/06801071.pdf [firstpage_image] =>[orig_patent_app_number] => 10620382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7335104 [patent_doc_number] => 20040189350 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING A DIFFERENTIAL TRANSISTOR PAIR' [patent_app_type] => new [patent_app_number] => 10/615932 [patent_app_country] => US [patent_app_date] => 2003-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 12777 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20040189350.pdf [firstpage_image] =>[orig_patent_app_number] => 10615932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7429737 [patent_doc_number] => 20040008070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Clamp circuit' [patent_app_type] => new [patent_app_number] => 10/616426 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8423 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20040008070.pdf [firstpage_image] =>[orig_patent_app_number] => 10616426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1137560 [patent_doc_number] => 06784708 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Slew rate sensing and control of a high-voltage output driver for a variable voltage range and variable output load' [patent_app_type] => B1 [patent_app_number] => 10/615123 [patent_app_country] => US [patent_app_date] => 2003-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3995 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784708.pdf [firstpage_image] =>[orig_patent_app_number] => 10615123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1142265 [patent_doc_number] => 06781423 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'High-voltage interface and driver control circuit' [patent_app_type] => B1 [patent_app_number] => 10/614660 [patent_app_country] => US [patent_app_date] => 2003-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 20 [patent_no_of_words] => 11395 [patent_no_of_claims] => 132 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 371 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781423.pdf [firstpage_image] =>[orig_patent_app_number] => 10614660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1133485 [patent_doc_number] => 06788114 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-07 [patent_title] => 'Comparator with high-voltage inputs in an extended CMOS process for higher voltage levels' [patent_app_type] => B1 [patent_app_number] => 10/614663 [patent_app_country] => US [patent_app_date] => 2003-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2317 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/788/06788114.pdf [firstpage_image] =>[orig_patent_app_number] => 10614663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 959152 [patent_doc_number] => 06954099 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-11 [patent_title] => 'Level shifter without dutycycle distortion' [patent_app_type] => utility [patent_app_number] => 10/613381 [patent_app_country] => US [patent_app_date] => 2003-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4555 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/954/06954099.pdf [firstpage_image] =>[orig_patent_app_number] => 10613381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1054138 [patent_doc_number] => 06859075 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-22 [patent_title] => 'High-speed output buffer' [patent_app_type] => utility [patent_app_number] => 10/612371 [patent_app_country] => US [patent_app_date] => 2003-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 7025 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/859/06859075.pdf [firstpage_image] =>[orig_patent_app_number] => 10612371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1137532 [patent_doc_number] => 06784703 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Dynamic driver boost circuits' [patent_app_type] => B1 [patent_app_number] => 10/604175 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 3440 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784703.pdf [firstpage_image] =>[orig_patent_app_number] => 10604175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296560 [patent_doc_number] => 20040124897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Digital control logic circuit having a characteristic of time hysteresis' [patent_app_type] => new [patent_app_number] => 10/608569 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2049 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124897.pdf [firstpage_image] =>[orig_patent_app_number] => 10608569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1009923 [patent_doc_number] => 06900687 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-31 [patent_title] => 'Circuitry and method to provide a high speed comparator for an input stage of a low-voltage differential signal receiver circuit' [patent_app_type] => utility [patent_app_number] => 10/609006 [patent_app_country] => US [patent_app_date] => 2003-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2337 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/900/06900687.pdf [firstpage_image] =>[orig_patent_app_number] => 10609006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 542054 [patent_doc_number] => 07176739 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Circuit to improve data bus performance' [patent_app_type] => utility [patent_app_number] => 10/609111 [patent_app_country] => US [patent_app_date] => 2003-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2480 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/176/07176739.pdf [firstpage_image] =>[orig_patent_app_number] => 10609111 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1103165 [patent_doc_number] => 06815992 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-09 [patent_title] => 'Circuit for testing and fine tuning integrated circuit (switch control circuit)' [patent_app_type] => B1 [patent_app_number] => 10/607286 [patent_app_country] => US [patent_app_date] => 2003-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1431 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815992.pdf [firstpage_image] =>[orig_patent_app_number] => 10607286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1133489 [patent_doc_number] => 06788115 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-07 [patent_title] => 'Fast sample-and-hold peak detector circuit' [patent_app_type] => B2 [patent_app_number] => 10/601865 [patent_app_country] => US [patent_app_date] => 2003-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3043 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/788/06788115.pdf [firstpage_image] =>[orig_patent_app_number] => 10601865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 991225 [patent_doc_number] => 06919752 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-19 [patent_title] => 'Level shifter and latch with the same built in' [patent_app_type] => utility [patent_app_number] => 10/464481 [patent_app_country] => US [patent_app_date] => 2003-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10586 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/919/06919752.pdf [firstpage_image] =>[orig_patent_app_number] => 10464481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1117264 [patent_doc_number] => 06801063 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-05 [patent_title] => 'Charge compensated bootstrap driving circuit' [patent_app_type] => B1 [patent_app_number] => 10/463722 [patent_app_country] => US [patent_app_date] => 2003-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3102 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/801/06801063.pdf [firstpage_image] =>[orig_patent_app_number] => 10463722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7238429 [patent_doc_number] => 20040257127 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-23 [patent_title] => 'OUTPUT SIGNAL CONTROL FROM A DAC-DRIVEN AMPLIFIER-BASED DRIVER' [patent_app_type] => new [patent_app_number] => 10/464232 [patent_app_country] => US [patent_app_date] => 2003-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6305 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 23 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20040257127.pdf [firstpage_image] =>[orig_patent_app_number] => 10464232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 997016 [patent_doc_number] => 06914457 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Digital system with an output buffer with a switching current settable to load-independent constant values' [patent_app_type] => utility [patent_app_number] => 10/460035 [patent_app_country] => US [patent_app_date] => 2003-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4203 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914457.pdf [firstpage_image] =>[orig_patent_app_number] => 10460035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7252286 [patent_doc_number] => 20040239412 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'CIRCUIT FOR CONTROLLING FIELD EFFECT DEVICE TRANSCONDUCTANCE' [patent_app_type] => new [patent_app_number] => 10/452089 [patent_app_country] => US [patent_app_date] => 2003-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2772 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20040239412.pdf [firstpage_image] =>[orig_patent_app_number] => 10452089 [rel_patent_id] =>[rel_patent_doc_number] =>)