My Trang Ton

Array ( [id] => 7252152 [patent_doc_number] => 20040239376 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Continuously retraining sampler and method of use thereof' [patent_app_type] => new [patent_app_number] => 10/449543 [patent_app_country] => US [patent_app_date] => 2003-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1266 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20040239376.pdf [firstpage_image] =>[orig_patent_app_number] => 10449543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1133523 [patent_doc_number] => 06788125 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-07 [patent_title] => 'Stable and accurate CMOS level shifter' [patent_app_type] => B1 [patent_app_number] => 10/446477 [patent_app_country] => US [patent_app_date] => 2003-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2516 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/788/06788125.pdf [firstpage_image] =>[orig_patent_app_number] => 10446477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1214792 [patent_doc_number] => 06710638 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Voltage conversion circuit and semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/446058 [patent_app_country] => US [patent_app_date] => 2003-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 17292 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/710/06710638.pdf [firstpage_image] =>[orig_patent_app_number] => 10446058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1203864 [patent_doc_number] => 06720814 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-13 [patent_title] => 'Electronic package with integrated clock distribution structure' [patent_app_type] => B2 [patent_app_number] => 10/443326 [patent_app_country] => US [patent_app_date] => 2003-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 1815 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/720/06720814.pdf [firstpage_image] =>[orig_patent_app_number] => 10443326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1035458 [patent_doc_number] => 06876235 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'Source follower capable of compensating the threshold voltage' [patent_app_type] => utility [patent_app_number] => 10/249866 [patent_app_country] => US [patent_app_date] => 2003-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4107 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876235.pdf [firstpage_image] =>[orig_patent_app_number] => 10249866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6807189 [patent_doc_number] => 20030197128 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Method and apparatus for gamma ray detection' [patent_app_type] => new [patent_app_number] => 10/434075 [patent_app_country] => US [patent_app_date] => 2003-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11419 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20030197128.pdf [firstpage_image] =>[orig_patent_app_number] => 10434075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1064079 [patent_doc_number] => 06850096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-01 [patent_title] => 'Interpolating sense amplifier circuits and methods of operating the same' [patent_app_type] => utility [patent_app_number] => 10/435076 [patent_app_country] => US [patent_app_date] => 2003-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 3295 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/850/06850096.pdf [firstpage_image] =>[orig_patent_app_number] => 10435076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7314784 [patent_doc_number] => 20040222823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-11 [patent_title] => 'Overvoltage detector' [patent_app_type] => new [patent_app_number] => 10/434098 [patent_app_country] => US [patent_app_date] => 2003-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3328 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0222/20040222823.pdf [firstpage_image] =>[orig_patent_app_number] => 10434098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183942 [patent_doc_number] => 06737894 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-18 [patent_title] => 'Method and apparatus for generating impedance matched output signals for an integrated circuit device' [patent_app_type] => B1 [patent_app_number] => 10/249700 [patent_app_country] => US [patent_app_date] => 2003-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2219 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737894.pdf [firstpage_image] =>[orig_patent_app_number] => 10249700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1194109 [patent_doc_number] => 06731140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-04 [patent_title] => 'Complement reset multiplexer latch' [patent_app_type] => B2 [patent_app_number] => 10/421991 [patent_app_country] => US [patent_app_date] => 2003-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 13971 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731140.pdf [firstpage_image] =>[orig_patent_app_number] => 10421991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7310435 [patent_doc_number] => 20040032243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-19 [patent_title] => 'Supply voltage comparator' [patent_app_type] => new [patent_app_number] => 10/420342 [patent_app_country] => US [patent_app_date] => 2003-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6165 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20040032243.pdf [firstpage_image] =>[orig_patent_app_number] => 10420342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1031940 [patent_doc_number] => 06879205 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-12 [patent_title] => 'Process for controlling the impedance of an output amplification semiconductor device and corresponding output amplifying device' [patent_app_type] => utility [patent_app_number] => 10/420543 [patent_app_country] => US [patent_app_date] => 2003-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2599 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/879/06879205.pdf [firstpage_image] =>[orig_patent_app_number] => 10420543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1182871 [patent_doc_number] => 06741105 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'Differential circuit and peak hold circuit including differential circuit' [patent_app_type] => B2 [patent_app_number] => 10/418197 [patent_app_country] => US [patent_app_date] => 2003-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4771 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/741/06741105.pdf [firstpage_image] =>[orig_patent_app_number] => 10418197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7414402 [patent_doc_number] => 20040207435 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'SIGNAL SORTING DEVICE AND METHOD' [patent_app_type] => new [patent_app_number] => 10/418138 [patent_app_country] => US [patent_app_date] => 2003-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9429 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0207/20040207435.pdf [firstpage_image] =>[orig_patent_app_number] => 10418138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677466 [patent_doc_number] => 07088147 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Sample and hold circuits and methods with offset error correction and systems using the same' [patent_app_type] => utility [patent_app_number] => 10/417443 [patent_app_country] => US [patent_app_date] => 2003-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3270 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/088/07088147.pdf [firstpage_image] =>[orig_patent_app_number] => 10417443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6807593 [patent_doc_number] => 20030197532 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Overcurrent protection structure of load driving circuit' [patent_app_type] => new [patent_app_number] => 10/413090 [patent_app_country] => US [patent_app_date] => 2003-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4924 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20030197532.pdf [firstpage_image] =>[orig_patent_app_number] => 10413090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7445582 [patent_doc_number] => 20040196072 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'CIRCUIT AND METHOD FOR OVER-CURRENT SENSING AND CONTROL' [patent_app_type] => new [patent_app_number] => 10/408531 [patent_app_country] => US [patent_app_date] => 2003-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4682 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20040196072.pdf [firstpage_image] =>[orig_patent_app_number] => 10408531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1177123 [patent_doc_number] => 06750693 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-15 [patent_title] => 'Clock generation circuits and methods with minimal glitch generation and systems using the same' [patent_app_type] => B1 [patent_app_number] => 10/407672 [patent_app_country] => US [patent_app_date] => 2003-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3330 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/750/06750693.pdf [firstpage_image] =>[orig_patent_app_number] => 10407672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7335232 [patent_doc_number] => 20040189368 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Adaptive delay of timing control signals' [patent_app_type] => new [patent_app_number] => 10/402137 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4641 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20040189368.pdf [firstpage_image] =>[orig_patent_app_number] => 10402137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 951745 [patent_doc_number] => 06960950 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-01 [patent_title] => 'Circuit and method for generating a clock signal' [patent_app_type] => utility [patent_app_number] => 10/400147 [patent_app_country] => US [patent_app_date] => 2003-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5911 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/960/06960950.pdf [firstpage_image] =>[orig_patent_app_number] => 10400147 [rel_patent_id] =>[rel_patent_doc_number] =>)