My Trang Ton

Array ( [id] => 4294326 [patent_doc_number] => 06268757 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Semiconductor device having capacitor that reduce fluctuation of power supply' [patent_app_type] => 1 [patent_app_number] => 9/431094 [patent_app_country] => US [patent_app_date] => 1999-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6030 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/268/06268757.pdf [firstpage_image] =>[orig_patent_app_number] => 431094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4284921 [patent_doc_number] => 06281719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Output pad precharge circuit for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/431346 [patent_app_country] => US [patent_app_date] => 1999-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5170 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/281/06281719.pdf [firstpage_image] =>[orig_patent_app_number] => 431346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336834 [patent_doc_number] => 06320450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Temperature sensing circuit using thermopile sensor' [patent_app_type] => 1 [patent_app_number] => 9/429930 [patent_app_country] => US [patent_app_date] => 1999-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4330 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320450.pdf [firstpage_image] =>[orig_patent_app_number] => 429930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299902 [patent_doc_number] => 06236253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Apparatus and method for controlling a reset in a self-timed circuit of a multiple-clock system' [patent_app_type] => 1 [patent_app_number] => 9/428408 [patent_app_country] => US [patent_app_date] => 1999-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3063 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236253.pdf [firstpage_image] =>[orig_patent_app_number] => 428408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302567 [patent_doc_number] => 06181169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'High-speed rail-to-rail comparator' [patent_app_type] => 1 [patent_app_number] => 9/429334 [patent_app_country] => US [patent_app_date] => 1999-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4632 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 346 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181169.pdf [firstpage_image] =>[orig_patent_app_number] => 429334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4285086 [patent_doc_number] => 06281731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Control of hysteresis characteristic within a CMOS differential receiver' [patent_app_type] => 1 [patent_app_number] => 9/428639 [patent_app_country] => US [patent_app_date] => 1999-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 3369 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/281/06281731.pdf [firstpage_image] =>[orig_patent_app_number] => 428639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4279820 [patent_doc_number] => 06246279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Output amplitude control circuit' [patent_app_type] => 1 [patent_app_number] => 9/428612 [patent_app_country] => US [patent_app_date] => 1999-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4171 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/246/06246279.pdf [firstpage_image] =>[orig_patent_app_number] => 428612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4425302 [patent_doc_number] => 06225833 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Differential sense amplifier with voltage margin enhancement' [patent_app_type] => 1 [patent_app_number] => 9/426919 [patent_app_country] => US [patent_app_date] => 1999-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2235 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225833.pdf [firstpage_image] =>[orig_patent_app_number] => 426919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4364400 [patent_doc_number] => 06175256 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Control circuit' [patent_app_type] => 1 [patent_app_number] => 9/425957 [patent_app_country] => US [patent_app_date] => 1999-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2776 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/175/06175256.pdf [firstpage_image] =>[orig_patent_app_number] => 425957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4367051 [patent_doc_number] => 06191624 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Voltage comparator' [patent_app_type] => 1 [patent_app_number] => 9/425413 [patent_app_country] => US [patent_app_date] => 1999-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5482 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191624.pdf [firstpage_image] =>[orig_patent_app_number] => 425413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413509 [patent_doc_number] => 06172546 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Method and apparatus to monitor a characteristic associated with an electronic device' [patent_app_type] => 1 [patent_app_number] => 9/415682 [patent_app_country] => US [patent_app_date] => 1999-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6024 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172546.pdf [firstpage_image] =>[orig_patent_app_number] => 415682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387940 [patent_doc_number] => 06304129 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Compensation circuit and method for a power transistor' [patent_app_type] => 1 [patent_app_number] => 9/415524 [patent_app_country] => US [patent_app_date] => 1999-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2645 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304129.pdf [firstpage_image] =>[orig_patent_app_number] => 415524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312533 [patent_doc_number] => 06252437 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Circuit and method for reducing a propagation delay associated with a comparator and a comparator employing the same' [patent_app_type] => 1 [patent_app_number] => 9/413960 [patent_app_country] => US [patent_app_date] => 1999-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3019 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252437.pdf [firstpage_image] =>[orig_patent_app_number] => 413960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4412749 [patent_doc_number] => 06232804 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Sample hold circuit having a switch' [patent_app_type] => 1 [patent_app_number] => 9/413751 [patent_app_country] => US [patent_app_date] => 1999-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 7425 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/232/06232804.pdf [firstpage_image] =>[orig_patent_app_number] => 413751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4368907 [patent_doc_number] => 06255883 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'System and method for balancing clock distribution between two devices' [patent_app_type] => 1 [patent_app_number] => 9/411991 [patent_app_country] => US [patent_app_date] => 1999-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2663 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255883.pdf [firstpage_image] =>[orig_patent_app_number] => 411991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516609 [patent_doc_number] => 06420917 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'PLL loop filter with switched-capacitor resistor' [patent_app_type] => B1 [patent_app_number] => 09/410308 [patent_app_country] => US [patent_app_date] => 1999-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2910 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420917.pdf [firstpage_image] =>[orig_patent_app_number] => 09410308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516609 [patent_doc_number] => 06420917 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'PLL loop filter with switched-capacitor resistor' [patent_app_type] => B1 [patent_app_number] => 09/410308 [patent_app_country] => US [patent_app_date] => 1999-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2910 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420917.pdf [firstpage_image] =>[orig_patent_app_number] => 09410308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516609 [patent_doc_number] => 06420917 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'PLL loop filter with switched-capacitor resistor' [patent_app_type] => B1 [patent_app_number] => 09/410308 [patent_app_country] => US [patent_app_date] => 1999-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2910 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420917.pdf [firstpage_image] =>[orig_patent_app_number] => 09410308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516609 [patent_doc_number] => 06420917 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'PLL loop filter with switched-capacitor resistor' [patent_app_type] => B1 [patent_app_number] => 09/410308 [patent_app_country] => US [patent_app_date] => 1999-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2910 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420917.pdf [firstpage_image] =>[orig_patent_app_number] => 09410308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1442297 [patent_doc_number] => 06335656 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Direct conversion receivers and filters adapted for use therein' [patent_app_type] => B1 [patent_app_number] => 09/410366 [patent_app_country] => US [patent_app_date] => 1999-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3435 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335656.pdf [firstpage_image] =>[orig_patent_app_number] => 09410366 [rel_patent_id] =>[rel_patent_doc_number] =>)