My Trang Ton

Array ( [id] => 4260209 [patent_doc_number] => 06208179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Dividing circuit and transistor stage therefor' [patent_app_type] => 1 [patent_app_number] => 9/220978 [patent_app_country] => US [patent_app_date] => 1998-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 29 [patent_no_of_words] => 3460 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/208/06208179.pdf [firstpage_image] =>[orig_patent_app_number] => 220978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4191808 [patent_doc_number] => 06150858 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Phase compensation circuit of digital processing PLL' [patent_app_type] => 1 [patent_app_number] => 9/218772 [patent_app_country] => US [patent_app_date] => 1998-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 4 [patent_no_of_words] => 4087 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150858.pdf [firstpage_image] =>[orig_patent_app_number] => 218772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312708 [patent_doc_number] => 06252449 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Clock distribution circuit in an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 9/216898 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 4035 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252449.pdf [firstpage_image] =>[orig_patent_app_number] => 216898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192738 [patent_doc_number] => 06094079 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Sequencer module for a pulse width modulation driver' [patent_app_type] => 1 [patent_app_number] => 9/216902 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2694 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/094/06094079.pdf [firstpage_image] =>[orig_patent_app_number] => 216902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4125333 [patent_doc_number] => 06072337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Phase detector' [patent_app_type] => 1 [patent_app_number] => 9/216465 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2939 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/072/06072337.pdf [firstpage_image] =>[orig_patent_app_number] => 216465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4165270 [patent_doc_number] => 06157233 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Always-deterministic phase-locked loop' [patent_app_type] => 1 [patent_app_number] => 9/212541 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 21 [patent_no_of_words] => 4266 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/157/06157233.pdf [firstpage_image] =>[orig_patent_app_number] => 212541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139687 [patent_doc_number] => 06147526 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Ripple regulator with improved initial accuracy and noise immunity' [patent_app_type] => 1 [patent_app_number] => 9/213308 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2831 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147526.pdf [firstpage_image] =>[orig_patent_app_number] => 213308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245920 [patent_doc_number] => 06081149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Electronic circuit with a clock switch' [patent_app_type] => 1 [patent_app_number] => 9/211927 [patent_app_country] => US [patent_app_date] => 1998-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2783 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081149.pdf [firstpage_image] =>[orig_patent_app_number] => 211927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643333 [patent_doc_number] => 06429709 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Power converter circuit and method for controlling' [patent_app_type] => B1 [patent_app_number] => 09/210698 [patent_app_country] => US [patent_app_date] => 1998-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 7093 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429709.pdf [firstpage_image] =>[orig_patent_app_number] => 09210698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192459 [patent_doc_number] => 06160428 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Universal on-chip initialization circuit' [patent_app_type] => 1 [patent_app_number] => 9/209641 [patent_app_country] => US [patent_app_date] => 1998-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5263 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160428.pdf [firstpage_image] =>[orig_patent_app_number] => 209641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299941 [patent_doc_number] => 06236255 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Output impedance adjustment circuit' [patent_app_type] => 1 [patent_app_number] => 9/200476 [patent_app_country] => US [patent_app_date] => 1998-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3558 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236255.pdf [firstpage_image] =>[orig_patent_app_number] => 200476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4244970 [patent_doc_number] => 06144229 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Sensor device' [patent_app_type] => 1 [patent_app_number] => 9/199361 [patent_app_country] => US [patent_app_date] => 1998-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4036 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144229.pdf [firstpage_image] =>[orig_patent_app_number] => 199361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363110 [patent_doc_number] => 06218869 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Pulse detector with double resolution' [patent_app_type] => 1 [patent_app_number] => 9/200641 [patent_app_country] => US [patent_app_date] => 1998-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2589 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218869.pdf [firstpage_image] =>[orig_patent_app_number] => 200641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4104321 [patent_doc_number] => 06097240 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Temperature controlled attenuator and method for stabilizing a temperature-dependent voltage' [patent_app_type] => 1 [patent_app_number] => 9/200271 [patent_app_country] => US [patent_app_date] => 1998-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2424 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/097/06097240.pdf [firstpage_image] =>[orig_patent_app_number] => 200271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4255802 [patent_doc_number] => 06137323 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Low-consumption frequency translator' [patent_app_type] => 1 [patent_app_number] => 9/198799 [patent_app_country] => US [patent_app_date] => 1998-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7543 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/137/06137323.pdf [firstpage_image] =>[orig_patent_app_number] => 198799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4077593 [patent_doc_number] => 06069500 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'High speed regeneration comparator' [patent_app_type] => 1 [patent_app_number] => 9/197426 [patent_app_country] => US [patent_app_date] => 1998-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 29 [patent_no_of_words] => 3601 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/069/06069500.pdf [firstpage_image] =>[orig_patent_app_number] => 197426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4244995 [patent_doc_number] => 06144231 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'High speed dynamic latch comparator' [patent_app_type] => 1 [patent_app_number] => 9/198040 [patent_app_country] => US [patent_app_date] => 1998-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3779 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144231.pdf [firstpage_image] =>[orig_patent_app_number] => 198040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4365219 [patent_doc_number] => 06169423 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Method and circuit for regulating the length of an ATD pulse signal' [patent_app_type] => 1 [patent_app_number] => 9/186496 [patent_app_country] => US [patent_app_date] => 1998-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3100 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169423.pdf [firstpage_image] =>[orig_patent_app_number] => 186496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1426130 [patent_doc_number] => 06515533 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-04 [patent_title] => 'Multi-input comparator' [patent_app_type] => B1 [patent_app_number] => 09/162852 [patent_app_country] => US [patent_app_date] => 1998-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4089 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/515/06515533.pdf [firstpage_image] =>[orig_patent_app_number] => 09162852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4267447 [patent_doc_number] => 06204714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Variable width pulse generator' [patent_app_type] => 1 [patent_app_number] => 9/159548 [patent_app_country] => US [patent_app_date] => 1998-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3504 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204714.pdf [firstpage_image] =>[orig_patent_app_number] => 159548 [rel_patent_id] =>[rel_patent_doc_number] =>)