My Trang Ton

Array ( [id] => 4139881 [patent_doc_number] => 06147540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'High voltage input buffer made by a low voltage process and having a self-adjusting trigger point' [patent_app_type] => 1 [patent_app_number] => 9/143844 [patent_app_country] => US [patent_app_date] => 1998-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6692 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147540.pdf [firstpage_image] =>[orig_patent_app_number] => 143844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299984 [patent_doc_number] => 06236258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Wordline driver circuit using ring-shaped devices' [patent_app_type] => 1 [patent_app_number] => 9/139514 [patent_app_country] => US [patent_app_date] => 1998-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3016 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236258.pdf [firstpage_image] =>[orig_patent_app_number] => 139514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302875 [patent_doc_number] => 06181188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Apparatus for stabilizing transmission output' [patent_app_type] => 1 [patent_app_number] => 9/136004 [patent_app_country] => US [patent_app_date] => 1998-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7491 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181188.pdf [firstpage_image] =>[orig_patent_app_number] => 136004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4182491 [patent_doc_number] => 06084455 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'High-speed CMOS latch' [patent_app_type] => 1 [patent_app_number] => 9/133235 [patent_app_country] => US [patent_app_date] => 1998-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2417 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084455.pdf [firstpage_image] =>[orig_patent_app_number] => 133235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147646 [patent_doc_number] => 06060914 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Semiconductor device including a boost circuit' [patent_app_type] => 1 [patent_app_number] => 9/131778 [patent_app_country] => US [patent_app_date] => 1998-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7177 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060914.pdf [firstpage_image] =>[orig_patent_app_number] => 131778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1109643 [patent_doc_number] => 06809576 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-26 [patent_title] => 'Semiconductor integrated circuit device having two types of internal power supply circuits' [patent_app_type] => B1 [patent_app_number] => 09/124962 [patent_app_country] => US [patent_app_date] => 1998-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 11346 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/809/06809576.pdf [firstpage_image] =>[orig_patent_app_number] => 09124962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4115349 [patent_doc_number] => 06057718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-02 [patent_title] => 'Method and apparatus for a charge conserving driver circuit for capacitive loads' [patent_app_type] => 1 [patent_app_number] => 9/086017 [patent_app_country] => US [patent_app_date] => 1998-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5271 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/057/06057718.pdf [firstpage_image] =>[orig_patent_app_number] => 086017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147657 [patent_doc_number] => 06060915 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Charge transfer wideband sample-hold circuit' [patent_app_type] => 1 [patent_app_number] => 9/080502 [patent_app_country] => US [patent_app_date] => 1998-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3100 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060915.pdf [firstpage_image] =>[orig_patent_app_number] => 080502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4134629 [patent_doc_number] => 06127858 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Method and apparatus for varying a clock frequency on a phase by phase basis' [patent_app_type] => 1 [patent_app_number] => 9/071375 [patent_app_country] => US [patent_app_date] => 1998-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4773 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127858.pdf [firstpage_image] =>[orig_patent_app_number] => 071375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4214180 [patent_doc_number] => 06028459 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Track and hold circuit with clamp' [patent_app_type] => 1 [patent_app_number] => 9/063104 [patent_app_country] => US [patent_app_date] => 1998-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4508 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028459.pdf [firstpage_image] =>[orig_patent_app_number] => 063104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4182269 [patent_doc_number] => 06084440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Circuits and methods for canceling harmonic distortion in sample and hold circuits' [patent_app_type] => 1 [patent_app_number] => 9/060561 [patent_app_country] => US [patent_app_date] => 1998-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10490 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084440.pdf [firstpage_image] =>[orig_patent_app_number] => 060561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4106570 [patent_doc_number] => 06066980 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-23 [patent_title] => 'Near Nyquist rate variable rate receiver' [patent_app_type] => 1 [patent_app_number] => 9/057104 [patent_app_country] => US [patent_app_date] => 1998-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2873 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/066/06066980.pdf [firstpage_image] =>[orig_patent_app_number] => 057104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4115486 [patent_doc_number] => 06057728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-02 [patent_title] => 'Semiconductor circuit and power transistor protection circuit' [patent_app_type] => 1 [patent_app_number] => 9/055912 [patent_app_country] => US [patent_app_date] => 1998-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 38 [patent_no_of_words] => 8898 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/057/06057728.pdf [firstpage_image] =>[orig_patent_app_number] => 055912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4088838 [patent_doc_number] => 06054878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Address transition detection summation circuit' [patent_app_type] => 1 [patent_app_number] => 9/053623 [patent_app_country] => US [patent_app_date] => 1998-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2652 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054878.pdf [firstpage_image] =>[orig_patent_app_number] => 053623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245076 [patent_doc_number] => 06144237 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Power on reset circuit' [patent_app_type] => 1 [patent_app_number] => 9/052364 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5648 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144237.pdf [firstpage_image] =>[orig_patent_app_number] => 052364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4186568 [patent_doc_number] => 06037806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-14 [patent_title] => 'High speed phase/frequency detector' [patent_app_type] => 1 [patent_app_number] => 9/049965 [patent_app_country] => US [patent_app_date] => 1998-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5668 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/037/06037806.pdf [firstpage_image] =>[orig_patent_app_number] => 049965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4199939 [patent_doc_number] => 06043705 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Boost converter having extended holdup time and method of operation' [patent_app_type] => 1 [patent_app_number] => 9/048069 [patent_app_country] => US [patent_app_date] => 1998-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3633 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043705.pdf [firstpage_image] =>[orig_patent_app_number] => 048069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4005350 [patent_doc_number] => 05986481 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Peak hold circuit including a constant voltage generator' [patent_app_type] => 1 [patent_app_number] => 9/045910 [patent_app_country] => US [patent_app_date] => 1998-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 6449 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986481.pdf [firstpage_image] =>[orig_patent_app_number] => 045910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245820 [patent_doc_number] => 06081142 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Hold time margin increased semiconductor device and access time adjusting method for same' [patent_app_type] => 1 [patent_app_number] => 9/044160 [patent_app_country] => US [patent_app_date] => 1998-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 9532 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081142.pdf [firstpage_image] =>[orig_patent_app_number] => 044160 [rel_patent_id] =>[rel_patent_doc_number] =>)