
Myron Wyche
Examiner (ID: 17674, Phone: (571)272-3390 , Office: P/2644 )
| Most Active Art Unit | 2644 |
| Art Unit(s) | 2644, 2744, 2608, 2617, 2749 |
| Total Applications | 1132 |
| Issued Applications | 926 |
| Pending Applications | 81 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4420690
[patent_doc_number] => 06272447
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-07
[patent_title] => 'Fabrication and design of structural members'
[patent_app_type] => 1
[patent_app_number] => 9/306082
[patent_app_country] => US
[patent_app_date] => 1999-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 30
[patent_no_of_words] => 7727
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/272/06272447.pdf
[firstpage_image] =>[orig_patent_app_number] => 306082
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/306082 | Fabrication and design of structural members | May 5, 1999 | Issued |
Array
(
[id] => 4347903
[patent_doc_number] => 06321186
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'Method and apparatus for integrated circuit design verification'
[patent_app_type] => 1
[patent_app_number] => 9/303995
[patent_app_country] => US
[patent_app_date] => 1999-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6419
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/321/06321186.pdf
[firstpage_image] =>[orig_patent_app_number] => 303995
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/303995 | Method and apparatus for integrated circuit design verification | May 2, 1999 | Issued |
Array
(
[id] => 4292628
[patent_doc_number] => 06324493
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-27
[patent_title] => 'Method and apparatus for modeling electromagnetic interactions in electrical circuit metalizations to simulate their electrical characteristics'
[patent_app_type] => 1
[patent_app_number] => 9/283392
[patent_app_country] => US
[patent_app_date] => 1999-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 7130
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/324/06324493.pdf
[firstpage_image] =>[orig_patent_app_number] => 283392
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/283392 | Method and apparatus for modeling electromagnetic interactions in electrical circuit metalizations to simulate their electrical characteristics | Mar 31, 1999 | Issued |
Array
(
[id] => 4398193
[patent_doc_number] => 06295516
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-25
[patent_title] => 'Data transmission apparatus and data transmission system'
[patent_app_type] => 1
[patent_app_number] => 9/272397
[patent_app_country] => US
[patent_app_date] => 1999-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3096
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/295/06295516.pdf
[firstpage_image] =>[orig_patent_app_number] => 272397
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/272397 | Data transmission apparatus and data transmission system | Mar 18, 1999 | Issued |
Array
(
[id] => 4347886
[patent_doc_number] => 06321185
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'Estimation system of LSI power consumption'
[patent_app_type] => 1
[patent_app_number] => 9/252891
[patent_app_country] => US
[patent_app_date] => 1999-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5396
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/321/06321185.pdf
[firstpage_image] =>[orig_patent_app_number] => 252891
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/252891 | Estimation system of LSI power consumption | Feb 18, 1999 | Issued |
Array
(
[id] => 4277381
[patent_doc_number] => 06179488
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-30
[patent_title] => 'Software execution systems'
[patent_app_type] => 1
[patent_app_number] => 9/247336
[patent_app_country] => US
[patent_app_date] => 1999-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1856
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/179/06179488.pdf
[firstpage_image] =>[orig_patent_app_number] => 247336
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/247336 | Software execution systems | Feb 9, 1999 | Issued |
Array
(
[id] => 1451726
[patent_doc_number] => 06370495
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-09
[patent_title] => 'Method and apparatus for simulating a storage component'
[patent_app_type] => B1
[patent_app_number] => 09/241578
[patent_app_country] => US
[patent_app_date] => 1999-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5556
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/370/06370495.pdf
[firstpage_image] =>[orig_patent_app_number] => 09241578
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/241578 | Method and apparatus for simulating a storage component | Feb 1, 1999 | Issued |
Array
(
[id] => 4323243
[patent_doc_number] => 06327556
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-04
[patent_title] => 'AT-speed computer model testing methods'
[patent_app_type] => 1
[patent_app_number] => 9/238387
[patent_app_country] => US
[patent_app_date] => 1999-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 33
[patent_no_of_words] => 13635
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/327/06327556.pdf
[firstpage_image] =>[orig_patent_app_number] => 238387
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/238387 | AT-speed computer model testing methods | Jan 26, 1999 | Issued |
Array
(
[id] => 4410997
[patent_doc_number] => 06298317
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-02
[patent_title] => 'Enhanced functional testing through the filtration of non-subtle mutations'
[patent_app_type] => 1
[patent_app_number] => 9/237286
[patent_app_country] => US
[patent_app_date] => 1999-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6448
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/298/06298317.pdf
[firstpage_image] =>[orig_patent_app_number] => 237286
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/237286 | Enhanced functional testing through the filtration of non-subtle mutations | Jan 24, 1999 | Issued |
Array
(
[id] => 4422188
[patent_doc_number] => 06311142
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-30
[patent_title] => 'Methods for designing pop-up cards, and cards produced thereby'
[patent_app_type] => 1
[patent_app_number] => 9/231288
[patent_app_country] => US
[patent_app_date] => 1999-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 7855
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/311/06311142.pdf
[firstpage_image] =>[orig_patent_app_number] => 231288
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/231288 | Methods for designing pop-up cards, and cards produced thereby | Jan 14, 1999 | Issued |
Array
(
[id] => 1443662
[patent_doc_number] => 06336088
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-01
[patent_title] => 'Method and apparatus for synchronizing independently executing test lists for design verification'
[patent_app_type] => B1
[patent_app_number] => 09/218812
[patent_app_country] => US
[patent_app_date] => 1998-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 11264
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/336/06336088.pdf
[firstpage_image] =>[orig_patent_app_number] => 09218812
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/218812 | Method and apparatus for synchronizing independently executing test lists for design verification | Dec 21, 1998 | Issued |
Array
(
[id] => 4372417
[patent_doc_number] => 06292766
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Simulation tool input file generator for interface circuitry'
[patent_app_type] => 1
[patent_app_number] => 9/216385
[patent_app_country] => US
[patent_app_date] => 1998-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 21
[patent_no_of_words] => 9350
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/292/06292766.pdf
[firstpage_image] =>[orig_patent_app_number] => 216385
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/216385 | Simulation tool input file generator for interface circuitry | Dec 17, 1998 | Issued |
Array
(
[id] => 4422552
[patent_doc_number] => 06240377
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-29
[patent_title] => 'Integrated circuit with embedded reprogrammable EEPROM and emulation method to facilitate debugging'
[patent_app_type] => 1
[patent_app_number] => 9/210985
[patent_app_country] => US
[patent_app_date] => 1998-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3075
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/240/06240377.pdf
[firstpage_image] =>[orig_patent_app_number] => 210985
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/210985 | Integrated circuit with embedded reprogrammable EEPROM and emulation method to facilitate debugging | Dec 13, 1998 | Issued |
Array
(
[id] => 4347872
[patent_doc_number] => 06321184
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'Reduction of arbitrary L1-L2 circuits for enhanced verification'
[patent_app_type] => 1
[patent_app_number] => 9/210130
[patent_app_country] => US
[patent_app_date] => 1998-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 5718
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/321/06321184.pdf
[firstpage_image] =>[orig_patent_app_number] => 210130
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/210130 | Reduction of arbitrary L1-L2 circuits for enhanced verification | Dec 9, 1998 | Issued |
Array
(
[id] => 4268509
[patent_doc_number] => 06223145
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-24
[patent_title] => 'Interactive interface for specifying searches'
[patent_app_type] => 1
[patent_app_number] => 9/200194
[patent_app_country] => US
[patent_app_date] => 1998-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 9747
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/223/06223145.pdf
[firstpage_image] =>[orig_patent_app_number] => 200194
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/200194 | Interactive interface for specifying searches | Nov 24, 1998 | Issued |
Array
(
[id] => 4423676
[patent_doc_number] => 06266629
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-24
[patent_title] => 'Large signal model for a pseudomorphic heterojunction electron mobility transistor'
[patent_app_type] => 1
[patent_app_number] => 9/182378
[patent_app_country] => US
[patent_app_date] => 1998-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5929
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/266/06266629.pdf
[firstpage_image] =>[orig_patent_app_number] => 182378
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/182378 | Large signal model for a pseudomorphic heterojunction electron mobility transistor | Oct 28, 1998 | Issued |
Array
(
[id] => 4422526
[patent_doc_number] => 06240375
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-29
[patent_title] => 'Method of simulating an integrated circuit for error correction in a configuration model, and a computer-readable recording medium'
[patent_app_type] => 1
[patent_app_number] => 9/179178
[patent_app_country] => US
[patent_app_date] => 1998-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 8650
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/240/06240375.pdf
[firstpage_image] =>[orig_patent_app_number] => 179178
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/179178 | Method of simulating an integrated circuit for error correction in a configuration model, and a computer-readable recording medium | Oct 26, 1998 | Issued |
Array
(
[id] => 4389622
[patent_doc_number] => 06289297
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-11
[patent_title] => 'Method for reconstructing a video frame received from a video source over a communication channel'
[patent_app_type] => 1
[patent_app_number] => 9/169093
[patent_app_country] => US
[patent_app_date] => 1998-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5901
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/289/06289297.pdf
[firstpage_image] =>[orig_patent_app_number] => 169093
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/169093 | Method for reconstructing a video frame received from a video source over a communication channel | Oct 8, 1998 | Issued |
Array
(
[id] => 4426357
[patent_doc_number] => 06178395
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-23
[patent_title] => 'Systems and processes for data acquisition of location of a range of response time'
[patent_app_type] => 1
[patent_app_number] => 9/164989
[patent_app_country] => US
[patent_app_date] => 1998-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7319
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/178/06178395.pdf
[firstpage_image] =>[orig_patent_app_number] => 164989
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/164989 | Systems and processes for data acquisition of location of a range of response time | Sep 29, 1998 | Issued |
Array
(
[id] => 4151092
[patent_doc_number] => 06148278
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-14
[patent_title] => 'Emulating the S/390 read backwards tape operation on SCSI attached tape devices'
[patent_app_type] => 1
[patent_app_number] => 9/159677
[patent_app_country] => US
[patent_app_date] => 1998-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1333
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/148/06148278.pdf
[firstpage_image] =>[orig_patent_app_number] => 159677
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/159677 | Emulating the S/390 read backwards tape operation on SCSI attached tape devices | Sep 23, 1998 | Issued |