Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 11327351
[patent_doc_number] => 20160357963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-08
[patent_title] => 'PROTECTING A SECURE BOOT PROCESS AGAINST SIDE CHANNEL ATTACKS'
[patent_app_type] => utility
[patent_app_number] => 14/552667
[patent_app_country] => US
[patent_app_date] => 2014-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4342
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14552667
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/552667 | Protecting a secure boot process against side channel attacks | Nov 24, 2014 | Issued |
Array
(
[id] => 11258194
[patent_doc_number] => 09483093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Electronic device and method for controlling a setting of a maximum consumption current'
[patent_app_type] => utility
[patent_app_number] => 14/532096
[patent_app_country] => US
[patent_app_date] => 2014-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 11308
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14532096
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/532096 | Electronic device and method for controlling a setting of a maximum consumption current | Nov 3, 2014 | Issued |
Array
(
[id] => 10383962
[patent_doc_number] => 20150268969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'Data Storewidth Accelerator'
[patent_app_type] => utility
[patent_app_number] => 14/530974
[patent_app_country] => US
[patent_app_date] => 2014-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15524
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14530974
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/530974 | System and method for electrical boot-device-reset signals | Nov 2, 2014 | Issued |
Array
(
[id] => 10091903
[patent_doc_number] => 09128729
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-09-08
[patent_title] => 'System and method for automatically configuring bios performance profiles'
[patent_app_type] => utility
[patent_app_number] => 14/528578
[patent_app_country] => US
[patent_app_date] => 2014-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4408
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14528578
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/528578 | System and method for automatically configuring bios performance profiles | Oct 29, 2014 | Issued |
Array
(
[id] => 12004814
[patent_doc_number] => 20170308968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'SYSTEM, METHOD AND APPARATUS FOR CAPACITY DETERMINATION FOR MICRO GRID AND TANGIBLE COMPUTER READABLE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 15/520370
[patent_app_country] => US
[patent_app_date] => 2014-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 19964
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15520370
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/520370 | System, method and apparatus for capacity determination for micro grid and tangible computer readable medium | Oct 20, 2014 | Issued |
Array
(
[id] => 11213477
[patent_doc_number] => 09442511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Method and a device for maintaining a synchronized local timer using a periodic signal'
[patent_app_type] => utility
[patent_app_number] => 14/514435
[patent_app_country] => US
[patent_app_date] => 2014-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4817
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14514435
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/514435 | Method and a device for maintaining a synchronized local timer using a periodic signal | Oct 14, 2014 | Issued |
Array
(
[id] => 10221645
[patent_doc_number] => 20150106638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'REDUCED ENERGY CONSUMPTION IN A COMPUTER SYSTEM THROUGH SOFTWARE AND HARDWARE COORDINATED CONTROL OF MULTIPLE POWER SUPPLIES'
[patent_app_type] => utility
[patent_app_number] => 14/512951
[patent_app_country] => US
[patent_app_date] => 2014-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8470
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14512951
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/512951 | Reduced energy consumption in a computer system through software and hardware coordinated control of multiple power supplies | Oct 12, 2014 | Issued |
Array
(
[id] => 10757329
[patent_doc_number] => 20160103481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'Adaptive Idle Timeout for Storage Devices'
[patent_app_type] => utility
[patent_app_number] => 14/513099
[patent_app_country] => US
[patent_app_date] => 2014-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6742
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14513099
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/513099 | Adaptive idle timeout for storage devices | Oct 12, 2014 | Issued |
Array
(
[id] => 10758904
[patent_doc_number] => 20160105057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'REDUNDANT POWER SUPPLY SYSTEM PROVIDING ALTERNATE STANDBY'
[patent_app_type] => utility
[patent_app_number] => 14/510559
[patent_app_country] => US
[patent_app_date] => 2014-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3558
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14510559
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/510559 | Redundant power supply system providing alternate standby | Oct 8, 2014 | Issued |
Array
(
[id] => 10739515
[patent_doc_number] => 20160085667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-24
[patent_title] => 'SPI ROM WITH BUILT-IN MASK ROM FOR BIOS'
[patent_app_type] => utility
[patent_app_number] => 14/510933
[patent_app_country] => US
[patent_app_date] => 2014-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1319
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14510933
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/510933 | SPI ROM WITH BUILT-IN MASK ROM FOR BIOS | Oct 8, 2014 | Abandoned |
Array
(
[id] => 10492944
[patent_doc_number] => 20150377966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'MONITORING CIRCUIT OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/509193
[patent_app_country] => US
[patent_app_date] => 2014-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5058
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14509193
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/509193 | Monitoring circuit of semiconductor device to monitor a read-period signal during activation of a boot-up enable signal | Oct 7, 2014 | Issued |
Array
(
[id] => 10477961
[patent_doc_number] => 20150362977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'ELECTRONIC DEVICE, METHOD, AND COMPUTER PROGRAM PRODUCT'
[patent_app_type] => utility
[patent_app_number] => 14/509507
[patent_app_country] => US
[patent_app_date] => 2014-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10493
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14509507
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/509507 | ELECTRONIC DEVICE, METHOD, AND COMPUTER PROGRAM PRODUCT | Oct 7, 2014 | Abandoned |
Array
(
[id] => 10236115
[patent_doc_number] => 20150121110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'ELECTRONIC CIRCUIT WITH A SLEEP MODE'
[patent_app_type] => utility
[patent_app_number] => 14/509773
[patent_app_country] => US
[patent_app_date] => 2014-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2856
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14509773
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/509773 | Electronic circuit with a sleep mode and a bypass connection for conveying a slow clock signal | Oct 7, 2014 | Issued |
Array
(
[id] => 10759142
[patent_doc_number] => 20160105296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'Power Aware Receiver/Transmitter Adaptation for High Speed Serial Interfaces'
[patent_app_type] => utility
[patent_app_number] => 14/509653
[patent_app_country] => US
[patent_app_date] => 2014-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5469
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14509653
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/509653 | Power aware receiver/transmitter adaptation for high speed serial interfaces | Oct 7, 2014 | Issued |
Array
(
[id] => 11251756
[patent_doc_number] => 09477258
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-25
[patent_title] => 'Clock tree in circuit having a power-mode control circuit to determine a first delay time and a second delay time'
[patent_app_type] => utility
[patent_app_number] => 14/509055
[patent_app_country] => US
[patent_app_date] => 2014-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 16599
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14509055
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/509055 | Clock tree in circuit having a power-mode control circuit to determine a first delay time and a second delay time | Oct 7, 2014 | Issued |
Array
(
[id] => 11803225
[patent_doc_number] => 09544156
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Distributed antenna system using power-over-ethernet based on a resistance of a channel'
[patent_app_type] => utility
[patent_app_number] => 14/506934
[patent_app_country] => US
[patent_app_date] => 2014-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9187
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14506934
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/506934 | Distributed antenna system using power-over-ethernet based on a resistance of a channel | Oct 5, 2014 | Issued |
Array
(
[id] => 11285280
[patent_doc_number] => 09501133
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Method and apparatus for transitioning a device between operating states to control power consumed by the device'
[patent_app_type] => utility
[patent_app_number] => 14/492384
[patent_app_country] => US
[patent_app_date] => 2014-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8823
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14492384
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/492384 | Method and apparatus for transitioning a device between operating states to control power consumed by the device | Sep 21, 2014 | Issued |
Array
(
[id] => 11769186
[patent_doc_number] => 09377846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-28
[patent_title] => 'Serial advanced technology attachment interfaces and methods for power management thereof'
[patent_app_type] => utility
[patent_app_number] => 14/460788
[patent_app_country] => US
[patent_app_date] => 2014-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 7134
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14460788
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/460788 | Serial advanced technology attachment interfaces and methods for power management thereof | Aug 14, 2014 | Issued |
Array
(
[id] => 9814553
[patent_doc_number] => 20150026498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'POWER MANAGEMENT IN A DATA-CAPABLE STRAPBAND'
[patent_app_type] => utility
[patent_app_number] => 14/445051
[patent_app_country] => US
[patent_app_date] => 2014-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 17852
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14445051
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/445051 | POWER MANAGEMENT IN A DATA-CAPABLE STRAPBAND | Jul 27, 2014 | Abandoned |
Array
(
[id] => 10934636
[patent_doc_number] => 20140337657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'DESIGN SUPPORT DEVICE, DESIGN SUPPORT METHOD, AND COMPUTER-READABLE RECORDING MEDIUM HAVING STORED THEREIN DESIGN SUPPORT PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 14/341881
[patent_app_country] => US
[patent_app_date] => 2014-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13604
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14341881
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/341881 | DESIGN SUPPORT DEVICE, DESIGN SUPPORT METHOD, AND COMPUTER-READABLE RECORDING MEDIUM HAVING STORED THEREIN DESIGN SUPPORT PROGRAM | Jul 27, 2014 | Abandoned |