![](/images/general/no_picture/200_user.png)
Nancy V Le
Director (ID: 2657, Phone: (571)272-4056 , Office: P/2400 )
Most Active Art Unit | 2108 |
Art Unit(s) | 2853, 2861, 2108, 2107, 2858 |
Total Applications | 431 |
Issued Applications | 255 |
Pending Applications | 24 |
Abandoned Applications | 152 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18821101
[patent_doc_number] => 20230395442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => Protector Cap for Package with Thermal Interface Material
[patent_app_type] => utility
[patent_app_number] => 18/235104
[patent_app_country] => US
[patent_app_date] => 2023-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18235104
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/235104 | Protector Cap for Package with Thermal Interface Material | Aug 16, 2023 | Pending |
Array
(
[id] => 18812655
[patent_doc_number] => 20230386992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => ELECTRONIC MODULE, MANUFACTURING METHOD THEREOF AND ELECTRONIC PACKAGE HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/234695
[patent_app_country] => US
[patent_app_date] => 2023-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5408
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234695
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234695 | ELECTRONIC MODULE, MANUFACTURING METHOD THEREOF AND ELECTRONIC PACKAGE HAVING THE SAME | Aug 15, 2023 | Pending |
Array
(
[id] => 18814995
[patent_doc_number] => 20230389333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => MOBILITY ENHANCEMENT BY SOURCE AND DRAIN STRESS LAYER OR IMPLANTATION IN THIN FILM TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/446755
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446755
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446755 | MOBILITY ENHANCEMENT BY SOURCE AND DRAIN STRESS LAYER OR IMPLANTATION IN THIN FILM TRANSISTORS | Aug 8, 2023 | Pending |
Array
(
[id] => 18813024
[patent_doc_number] => 20230387361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => METHOD OF MANUFACTURING LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/446382
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446382
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446382 | METHOD OF MANUFACTURING LIGHT EMITTING DEVICE | Aug 7, 2023 | Pending |
Array
(
[id] => 18812978
[patent_doc_number] => 20230387315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => THIN FILM TRANSISTORS HAVING DOUBLE GATES
[patent_app_type] => utility
[patent_app_number] => 18/227233
[patent_app_country] => US
[patent_app_date] => 2023-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18227233
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/227233 | THIN FILM TRANSISTORS HAVING DOUBLE GATES | Jul 26, 2023 | Pending |
Array
(
[id] => 18774602
[patent_doc_number] => 20230369433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => Thin Film Transfer Using Substrate with Etch Stop Layer and Diffusion Barrier Layer
[patent_app_type] => utility
[patent_app_number] => 18/357471
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18424
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357471
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357471 | Thin Film Transfer Using Substrate with Etch Stop Layer and Diffusion Barrier Layer | Jul 23, 2023 | Pending |
Array
(
[id] => 18661498
[patent_doc_number] => 20230307512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => SEMICONDUCTOR DIE HAVING A SODIUM STOPPER IN AN INSULATION LAYER GROOVE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/327112
[patent_app_country] => US
[patent_app_date] => 2023-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5540
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18327112
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/327112 | SEMICONDUCTOR DIE HAVING A SODIUM STOPPER IN AN INSULATION LAYER GROOVE AND METHOD OF MANUFACTURING THE SAME | May 31, 2023 | Pending |
Array
(
[id] => 18661292
[patent_doc_number] => 20230307305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => SEMICONDUCTOR PACKAGES AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/327030
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8034
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18327030
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/327030 | SEMICONDUCTOR PACKAGES AND METHODS OF FORMING THE SAME | May 30, 2023 | Pending |
Array
(
[id] => 18598446
[patent_doc_number] => 20230273245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => SEMICONDUCTOR DEVICE WITH CURRENT SENSING CAPABILITY
[patent_app_type] => utility
[patent_app_number] => 18/311780
[patent_app_country] => US
[patent_app_date] => 2023-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18311780
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/311780 | SEMICONDUCTOR DEVICE WITH CURRENT SENSING CAPABILITY | May 2, 2023 | Pending |
Array
(
[id] => 18570687
[patent_doc_number] => 20230261024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => Image Sensor and Method of Fabricating Same
[patent_app_type] => utility
[patent_app_number] => 18/306006
[patent_app_country] => US
[patent_app_date] => 2023-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11976
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18306006
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/306006 | Image Sensor and Method of Fabricating Same | Apr 23, 2023 | Pending |
Array
(
[id] => 18555386
[patent_doc_number] => 20230253403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => INTEGRATED CIRCUIT DEVICE WITH HIGH MOBILITY AND SYSTEM OF FORMING THE INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/302769
[patent_app_country] => US
[patent_app_date] => 2023-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7756
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18302769
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/302769 | INTEGRATED CIRCUIT DEVICE WITH HIGH MOBILITY AND SYSTEM OF FORMING THE INTEGRATED CIRCUIT | Apr 17, 2023 | Pending |
Array
(
[id] => 18878849
[patent_doc_number] => 20240002218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => MICROMECHANICAL STRUCTURE WITH BONDED COVER
[patent_app_type] => utility
[patent_app_number] => 18/130837
[patent_app_country] => US
[patent_app_date] => 2023-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18130837
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/130837 | MICROMECHANICAL STRUCTURE WITH BONDED COVER | Apr 3, 2023 | Pending |
Array
(
[id] => 18336836
[patent_doc_number] => 20230128785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => Body-Source-Tied Transistor
[patent_app_type] => utility
[patent_app_number] => 18/085930
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18085930
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/085930 | Body-Source-Tied Transistor | Dec 20, 2022 | Pending |
Array
(
[id] => 19153883
[patent_doc_number] => 11978807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Semiconductor device and semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/964375
[patent_app_country] => US
[patent_app_date] => 2022-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 8746
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 320
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17964375
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/964375 | Semiconductor device and semiconductor memory device | Oct 11, 2022 | Issued |
Array
(
[id] => 19079493
[patent_doc_number] => 11948870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Low stress asymmetric dual side module
[patent_app_type] => utility
[patent_app_number] => 17/929884
[patent_app_country] => US
[patent_app_date] => 2022-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 6076
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929884
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929884 | Low stress asymmetric dual side module | Sep 5, 2022 | Issued |
Array
(
[id] => 18097426
[patent_doc_number] => 20220415767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => LOW STRESS ASYMMETRIC DUAL SIDE MODULE
[patent_app_type] => utility
[patent_app_number] => 17/929898
[patent_app_country] => US
[patent_app_date] => 2022-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929898
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929898 | Low stress asymmetric dual side module | Sep 5, 2022 | Issued |
Array
(
[id] => 19169930
[patent_doc_number] => 11985856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Display apparatus
[patent_app_type] => utility
[patent_app_number] => 17/903006
[patent_app_country] => US
[patent_app_date] => 2022-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 36
[patent_no_of_words] => 9703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17903006
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/903006 | Display apparatus | Sep 4, 2022 | Issued |
Array
(
[id] => 18983651
[patent_doc_number] => 11908840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Low stress asymmetric dual side module
[patent_app_type] => utility
[patent_app_number] => 17/823164
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 5205
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17823164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/823164 | Low stress asymmetric dual side module | Aug 29, 2022 | Issued |
Array
(
[id] => 18951041
[patent_doc_number] => 11894347
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-06
[patent_title] => Low stress asymmetric dual side module
[patent_app_type] => utility
[patent_app_number] => 17/823149
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 5207
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17823149
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/823149 | Low stress asymmetric dual side module | Aug 29, 2022 | Issued |
Array
(
[id] => 19094070
[patent_doc_number] => 11955537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/896211
[patent_app_country] => US
[patent_app_date] => 2022-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 145
[patent_no_of_words] => 43738
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17896211
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/896211 | Semiconductor device and method for manufacturing the same | Aug 25, 2022 | Issued |