Nancy V Le
Director (ID: 1982, Phone: (571)272-4056 , Office: P/2400 )
Most Active Art Unit | 2108 |
Art Unit(s) | 2108, 2853, 2858, 2107, 2861 |
Total Applications | 431 |
Issued Applications | 255 |
Pending Applications | 24 |
Abandoned Applications | 152 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16553051
[patent_doc_number] => 10886216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Electric fuse structure for optimizing programming current window of the electric fuse structure and manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/192820
[patent_app_country] => US
[patent_app_date] => 2018-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4868
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16192820
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/192820 | Electric fuse structure for optimizing programming current window of the electric fuse structure and manufacturing method | Nov 15, 2018 | Issued |
Array
(
[id] => 14985269
[patent_doc_number] => 10446556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Method for preparing a semiconductor memory structure
[patent_app_type] => utility
[patent_app_number] => 16/184636
[patent_app_country] => US
[patent_app_date] => 2018-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 37
[patent_no_of_words] => 7016
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16184636
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/184636 | Method for preparing a semiconductor memory structure | Nov 7, 2018 | Issued |
Array
(
[id] => 15488671
[patent_doc_number] => 10559699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-11
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/180210
[patent_app_country] => US
[patent_app_date] => 2018-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 34
[patent_no_of_words] => 20494
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16180210
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/180210 | Semiconductor device | Nov 4, 2018 | Issued |
Array
(
[id] => 16364550
[patent_doc_number] => 20200321301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/753193
[patent_app_country] => US
[patent_app_date] => 2018-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16753193
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/753193 | Semiconductor device including glass substrate having improved reliability and method of manufacturing the same | Sep 26, 2018 | Issued |
Array
(
[id] => 17668344
[patent_doc_number] => 11362048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Radiofrequency device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/145128
[patent_app_country] => US
[patent_app_date] => 2018-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5071
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16145128
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/145128 | Radiofrequency device and manufacturing method thereof | Sep 26, 2018 | Issued |
Array
(
[id] => 19018116
[patent_doc_number] => 11925078
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Display device including frame region, and bending region around display region
[patent_app_type] => utility
[patent_app_number] => 17/275631
[patent_app_country] => US
[patent_app_date] => 2018-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 9022
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 386
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17275631
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/275631 | Display device including frame region, and bending region around display region | Sep 20, 2018 | Issued |
Array
(
[id] => 16301158
[patent_doc_number] => 20200286881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => ELECTRONIC COMPONENT
[patent_app_type] => utility
[patent_app_number] => 16/649826
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4739
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649826 | Electronic component including protective diode for electrostatic discharge protection | Sep 19, 2018 | Issued |
Array
(
[id] => 16272349
[patent_doc_number] => 20200273837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => SEMICONDUCTOR ELEMENT MOUNTING STRUCTURE, AND COMBINATION OF SEMICONDUCTOR ELEMENT AND SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/646642
[patent_app_country] => US
[patent_app_date] => 2018-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16646642
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/646642 | Semiconductor element mounting structure, and combination of semiconductor element and substrate | Sep 13, 2018 | Issued |
Array
(
[id] => 16425037
[patent_doc_number] => 20200350235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/764971
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6705
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16764971
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/764971 | Semiconductor apparatus including leads and bonding wires | Sep 12, 2018 | Issued |
Array
(
[id] => 15955453
[patent_doc_number] => 10665642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Display device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/128613
[patent_app_country] => US
[patent_app_date] => 2018-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 6972
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16128613
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/128613 | Display device and method for manufacturing the same | Sep 11, 2018 | Issued |
Array
(
[id] => 15641263
[patent_doc_number] => 10593636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Platform with thermally stable wireless interconnects
[patent_app_type] => utility
[patent_app_number] => 16/127820
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 6947
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16127820
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/127820 | Platform with thermally stable wireless interconnects | Sep 10, 2018 | Issued |
Array
(
[id] => 17470252
[patent_doc_number] => 11276735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => Array substrate, method of fabricating array substrate, display panel, and display device
[patent_app_type] => utility
[patent_app_number] => 16/333437
[patent_app_country] => US
[patent_app_date] => 2018-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4867
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16333437
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/333437 | Array substrate, method of fabricating array substrate, display panel, and display device | Aug 13, 2018 | Issued |
Array
(
[id] => 15092999
[patent_doc_number] => 20190341311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => METHOD FOR FORMING NANO SENSING CHIP BY SELECTIVE DEPOSITION OF SENSING MATERIALS THROUGH DEVICE-LOCALIZED JOULE HEATING AND NANO SENSING CHIP THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/052484
[patent_app_country] => US
[patent_app_date] => 2018-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5999
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16052484
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/052484 | Nano sensing chip including sensing materials operating through device-localized joule heating | Jul 31, 2018 | Issued |
Array
(
[id] => 13909669
[patent_doc_number] => 20190044039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => LIGHT EMITTING DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/052247
[patent_app_country] => US
[patent_app_date] => 2018-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 76239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16052247
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/052247 | Light emitting device package including a recess provided under a light emitting device and having a closed loop shape | Jul 31, 2018 | Issued |
Array
(
[id] => 15461907
[patent_doc_number] => 20200043778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => WAFER CHIP SCALE PACKAGING WITH BALL ATTACH BEFORE REPASSIVATION
[patent_app_type] => utility
[patent_app_number] => 16/051590
[patent_app_country] => US
[patent_app_date] => 2018-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16051590
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/051590 | WAFER CHIP SCALE PACKAGING WITH BALL ATTACH BEFORE REPASSIVATION | Jul 31, 2018 | Pending |
Array
(
[id] => 13582245
[patent_doc_number] => 20180342671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => Methods Of Forming An Array Of Cross Point Memory Cells
[patent_app_type] => utility
[patent_app_number] => 16/036238
[patent_app_country] => US
[patent_app_date] => 2018-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16036238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/036238 | Methods of forming an array of cross point memory cells | Jul 15, 2018 | Issued |
Array
(
[id] => 15369719
[patent_doc_number] => 20200020624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => SUBSTRATE-EMBEDDED SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/030936
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030936
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030936 | SUBSTRATE-EMBEDDED SUBSTRATE | Jul 9, 2018 | Abandoned |
Array
(
[id] => 17018407
[patent_doc_number] => 11088052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Integrated circuit package electronic device including pillar contacts and electrical terminations
[patent_app_type] => utility
[patent_app_number] => 16/031695
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 3136
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16031695
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/031695 | Integrated circuit package electronic device including pillar contacts and electrical terminations | Jul 9, 2018 | Issued |
Array
(
[id] => 15475479
[patent_doc_number] => 10553625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Method of manufacturing display device including multilayered lines arranged at fine intervals
[patent_app_type] => utility
[patent_app_number] => 16/026742
[patent_app_country] => US
[patent_app_date] => 2018-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4761
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16026742
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/026742 | Method of manufacturing display device including multilayered lines arranged at fine intervals | Jul 2, 2018 | Issued |
Array
(
[id] => 16173015
[patent_doc_number] => 10714595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Method of forming a semiconductor device comprising at least one germanium nanowire
[patent_app_type] => utility
[patent_app_number] => 16/025048
[patent_app_country] => US
[patent_app_date] => 2018-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4221
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16025048
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/025048 | Method of forming a semiconductor device comprising at least one germanium nanowire | Jul 1, 2018 | Issued |