Nancy V Le
Director (ID: 2657, Phone: (571)272-4056 , Office: P/2400 )
Most Active Art Unit | 2108 |
Art Unit(s) | 2853, 2861, 2108, 2107, 2858 |
Total Applications | 431 |
Issued Applications | 255 |
Pending Applications | 24 |
Abandoned Applications | 152 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18317602
[patent_doc_number] => 11631686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => Three-dimensional memory array including dual work function floating gates and method of making the same
[patent_app_type] => utility
[patent_app_number] => 17/351720
[patent_app_country] => US
[patent_app_date] => 2021-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 62
[patent_no_of_words] => 9469
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17351720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/351720 | Three-dimensional memory array including dual work function floating gates and method of making the same | Jun 17, 2021 | Issued |
Array
(
[id] => 17295666
[patent_doc_number] => 20210391505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/342734
[patent_app_country] => US
[patent_app_date] => 2021-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11167
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17342734
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/342734 | SEMICONDUCTOR DEVICE | Jun 8, 2021 | Pending |
Array
(
[id] => 18040197
[patent_doc_number] => 20220384414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => LAYOUT DESIGN FOR HEADER CELL IN 3D INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/333722
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10332
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17333722
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/333722 | LAYOUT DESIGN FOR HEADER CELL IN 3D INTEGRATED CIRCUITS | May 27, 2021 | Pending |
Array
(
[id] => 18040442
[patent_doc_number] => 20220384659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/330780
[patent_app_country] => US
[patent_app_date] => 2021-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330780
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330780 | FIELD EFFECT TRANSISTOR | May 25, 2021 | Pending |
Array
(
[id] => 17986018
[patent_doc_number] => 20220352055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => HEAT-DISSIPATING WIREBONDED MEMBERS ON PACKAGE SURFACES
[patent_app_type] => utility
[patent_app_number] => 17/246056
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4410
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17246056
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/246056 | HEAT-DISSIPATING WIREBONDED MEMBERS ON PACKAGE SURFACES | Apr 29, 2021 | Pending |
Array
(
[id] => 17933249
[patent_doc_number] => 20220328375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => CO-PACKAGED OPTICAL MODULE
[patent_app_type] => utility
[patent_app_number] => 17/225075
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17225075
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/225075 | Co-packaged optical module | Apr 6, 2021 | Issued |
Array
(
[id] => 18054238
[patent_doc_number] => 11527633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Trench gate device and method for making the same
[patent_app_type] => utility
[patent_app_number] => 17/217173
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3038
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17217173
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/217173 | Trench gate device and method for making the same | Mar 29, 2021 | Issued |
Array
(
[id] => 17448104
[patent_doc_number] => 20220068609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => FASTENING AUTOMATION APPARATUS FOR UPPER ELECTRODE
[patent_app_type] => utility
[patent_app_number] => 17/213017
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17213017
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/213017 | FASTENING AUTOMATION APPARATUS FOR UPPER ELECTRODE | Mar 24, 2021 | Pending |
Array
(
[id] => 16951796
[patent_doc_number] => 20210210488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => INTEGRATED CIRCUIT DEVICE WITH HIGH MOBILITY AND SYSTEM OF FORMING THE INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/209730
[patent_app_country] => US
[patent_app_date] => 2021-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7739
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17209730
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/209730 | Integrated circuit device with high mobility and system of forming the integrated circuit | Mar 22, 2021 | Issued |
Array
(
[id] => 17708621
[patent_doc_number] => 20220208629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => PACKAGE-EMBEDDED BOARD
[patent_app_type] => utility
[patent_app_number] => 17/199053
[patent_app_country] => US
[patent_app_date] => 2021-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17199053
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/199053 | Package-embedded board | Mar 10, 2021 | Issued |
Array
(
[id] => 18645623
[patent_doc_number] => 11769701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-26
[patent_title] => Protector cap for package with thermal interface material
[patent_app_type] => utility
[patent_app_number] => 17/175967
[patent_app_country] => US
[patent_app_date] => 2021-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 42
[patent_no_of_words] => 12133
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17175967
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/175967 | Protector cap for package with thermal interface material | Feb 14, 2021 | Issued |
Array
(
[id] => 17956417
[patent_doc_number] => 11482531
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Three-dimensional memory device including multi-bit charge storage elements and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/169987
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 50
[patent_no_of_words] => 17487
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17169987
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/169987 | Three-dimensional memory device including multi-bit charge storage elements and methods for forming the same | Feb 7, 2021 | Issued |
Array
(
[id] => 18563202
[patent_doc_number] => 11728457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Nano-scale LED element for horizontally-aligned assembly, method for manufacturing same, and horizontally-aligned assembly comprising same
[patent_app_type] => utility
[patent_app_number] => 17/164763
[patent_app_country] => US
[patent_app_date] => 2021-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 13690
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17164763
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/164763 | Nano-scale LED element for horizontally-aligned assembly, method for manufacturing same, and horizontally-aligned assembly comprising same | Jan 31, 2021 | Issued |
Array
(
[id] => 17765120
[patent_doc_number] => 20220238733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => SENSOR PACKAGES WITH WAVELENGTH-SPECIFIC LIGHT FILTERS
[patent_app_type] => utility
[patent_app_number] => 17/161581
[patent_app_country] => US
[patent_app_date] => 2021-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17161581
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/161581 | SENSOR PACKAGES WITH WAVELENGTH-SPECIFIC LIGHT FILTERS | Jan 27, 2021 | Pending |
Array
(
[id] => 18494304
[patent_doc_number] => 11699726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-11
[patent_title] => Semiconductor die and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/156693
[patent_app_country] => US
[patent_app_date] => 2021-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5572
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17156693
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/156693 | Semiconductor die and method of manufacturing the same | Jan 24, 2021 | Issued |
Array
(
[id] => 16827993
[patent_doc_number] => 20210143286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => SEMICONDUCTOR DIE WITH BURIED CAPACITOR, AND METHOD OF MANUFACTURING THE SEMICONDUCTOR DIE
[patent_app_type] => utility
[patent_app_number] => 17/153599
[patent_app_country] => US
[patent_app_date] => 2021-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17153599
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/153599 | SEMICONDUCTOR DIE WITH BURIED CAPACITOR, AND METHOD OF MANUFACTURING THE SEMICONDUCTOR DIE | Jan 19, 2021 | Abandoned |
Array
(
[id] => 16850810
[patent_doc_number] => 20210151555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/145972
[patent_app_country] => US
[patent_app_date] => 2021-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16856
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17145972
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/145972 | SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Jan 10, 2021 | Abandoned |
Array
(
[id] => 16796083
[patent_doc_number] => 20210125900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => Through-Substrate Vias with Improved Connections
[patent_app_type] => utility
[patent_app_number] => 17/142190
[patent_app_country] => US
[patent_app_date] => 2021-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17142190
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/142190 | Through-Substrate Vias with Improved Connections | Jan 4, 2021 | Pending |
Array
(
[id] => 18735789
[patent_doc_number] => 11804531
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Thin film transfer using substrate with etch stop layer and diffusion barrier layer
[patent_app_type] => utility
[patent_app_number] => 17/138121
[patent_app_country] => US
[patent_app_date] => 2020-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 75
[patent_figures_cnt] => 101
[patent_no_of_words] => 18392
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17138121
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/138121 | Thin film transfer using substrate with etch stop layer and diffusion barrier layer | Dec 29, 2020 | Issued |
Array
(
[id] => 18967491
[patent_doc_number] => 11901272
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Semiconductor module
[patent_app_type] => utility
[patent_app_number] => 17/134857
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5517
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17134857
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/134857 | Semiconductor module | Dec 27, 2020 | Issued |