Nancy V Le
Director (ID: 2657, Phone: (571)272-4056 , Office: P/2400 )
Most Active Art Unit | 2108 |
Art Unit(s) | 2853, 2861, 2108, 2107, 2858 |
Total Applications | 431 |
Issued Applications | 255 |
Pending Applications | 24 |
Abandoned Applications | 152 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16347901
[patent_doc_number] => 20200312552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/677928
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677928
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677928 | Semiconductor device and method for fabricating the same | Nov 7, 2019 | Issued |
Array
(
[id] => 16617303
[patent_doc_number] => 20210035956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => LOW STRESS ASYMMETRIC DUAL SIDE MODULE
[patent_app_type] => utility
[patent_app_number] => 16/678039
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678039 | Low stress asymmetric dual side module | Nov 7, 2019 | Issued |
Array
(
[id] => 16827729
[patent_doc_number] => 20210143022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => INTEGRATION STRUCTURE AND PLANAR JOINING
[patent_app_type] => utility
[patent_app_number] => 16/678019
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678019
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678019 | Integration structure and planar joining | Nov 7, 2019 | Issued |
Array
(
[id] => 16827769
[patent_doc_number] => 20210143062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => FULLY ALIGNED TOP VIAS
[patent_app_type] => utility
[patent_app_number] => 16/678053
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4991
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678053
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678053 | Fully aligned top vias | Nov 7, 2019 | Issued |
Array
(
[id] => 17174399
[patent_doc_number] => 20210328070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => THIN FILM TRANSISTOR SUBSTRATE AND PREPARATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/617516
[patent_app_country] => US
[patent_app_date] => 2019-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16617516
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/617516 | THIN FILM TRANSISTOR SUBSTRATE AND PREPARATION METHOD THEREOF | Nov 5, 2019 | Abandoned |
Array
(
[id] => 16966394
[patent_doc_number] => 20210217893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => BUFFER STRUCTURE, DISPLAY PANEL, AND MANUFACTURING METHOD OF BUFFER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/625741
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16625741
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/625741 | Buffer structure, display panel, and manufacturing method of buffer structure | Nov 3, 2019 | Issued |
Array
(
[id] => 16440692
[patent_doc_number] => 20200358019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => DISPLAY APPARATUS AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/672535
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8618
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16672535
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/672535 | Display apparatus and manufacturing method thereof | Nov 3, 2019 | Issued |
Array
(
[id] => 17780797
[patent_doc_number] => 20220247147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => SEMICONDUCTOR LASER AND FABRICATION METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/296140
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17296140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/296140 | SEMICONDUCTOR LASER AND FABRICATION METHOD THEREFOR | Oct 15, 2019 | Pending |
Array
(
[id] => 15462161
[patent_doc_number] => 20200043905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => LIGHT EMITTING DIODE (LED) COMPONENTS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/601826
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601826 | Light emitting diode (LED) components and methods | Oct 14, 2019 | Issued |
Array
(
[id] => 17174235
[patent_doc_number] => 20210327906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => TFT BACKPLANE AND MICRO-LED DISPLAY
[patent_app_type] => utility
[patent_app_number] => 16/615158
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4574
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16615158
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/615158 | TFT backplane and micro-LED display | Sep 8, 2019 | Issued |
Array
(
[id] => 17122306
[patent_doc_number] => 11133451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Superconducting bump bonds
[patent_app_type] => utility
[patent_app_number] => 16/557412
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5813
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16557412
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/557412 | Superconducting bump bonds | Aug 29, 2019 | Issued |
Array
(
[id] => 17122305
[patent_doc_number] => 11133450
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Superconducting bump bonds
[patent_app_type] => utility
[patent_app_number] => 16/557378
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5813
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16557378
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/557378 | Superconducting bump bonds | Aug 29, 2019 | Issued |
Array
(
[id] => 15300505
[patent_doc_number] => 20190393388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/554526
[patent_app_country] => US
[patent_app_date] => 2019-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13019
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16554526
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/554526 | Light emitting device | Aug 27, 2019 | Issued |
Array
(
[id] => 17174438
[patent_doc_number] => 20210328109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => AIRTIGHT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/269001
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17269001
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/269001 | Airtight package | Aug 20, 2019 | Issued |
Array
(
[id] => 16324363
[patent_doc_number] => 10784337
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => MOSFET and a method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/529990
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4075
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 709
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16529990
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/529990 | MOSFET and a method for manufacturing the same | Aug 1, 2019 | Issued |
Array
(
[id] => 16293456
[patent_doc_number] => 10770310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/524733
[patent_app_country] => US
[patent_app_date] => 2019-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 80
[patent_figures_cnt] => 177
[patent_no_of_words] => 67416
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16524733
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/524733 | Semiconductor device | Jul 28, 2019 | Issued |
Array
(
[id] => 17516850
[patent_doc_number] => 11296011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Through-substrate vias with improved connections
[patent_app_type] => utility
[patent_app_number] => 16/459387
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4054
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459387
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459387 | Through-substrate vias with improved connections | Jun 30, 2019 | Issued |
Array
(
[id] => 19046679
[patent_doc_number] => 11935799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-19
[patent_title] => Integrated circuit package lids with polymer features
[patent_app_type] => utility
[patent_app_number] => 16/451973
[patent_app_country] => US
[patent_app_date] => 2019-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 13613
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16451973
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/451973 | Integrated circuit package lids with polymer features | Jun 24, 2019 | Issued |
Array
(
[id] => 16048351
[patent_doc_number] => 10686061
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/440260
[patent_app_country] => US
[patent_app_date] => 2019-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 145
[patent_no_of_words] => 43719
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16440260
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/440260 | Semiconductor device and method for manufacturing the same | Jun 12, 2019 | Issued |
Array
(
[id] => 17893265
[patent_doc_number] => 11456247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-27
[patent_title] => Semiconductor device and fabrication method for the same
[patent_app_type] => utility
[patent_app_number] => 16/440376
[patent_app_country] => US
[patent_app_date] => 2019-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 10802
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16440376
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/440376 | Semiconductor device and fabrication method for the same | Jun 12, 2019 | Issued |