Nanda Bondade

Array ( [id] => 4196184 [patent_doc_number] => 06130447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Integrated circuit memories and power distribution methods including at least two control lines between adjacent power lines' [patent_app_type] => 1 [patent_app_number] => 9/061390 [patent_app_country] => US [patent_app_date] => 1998-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 1965 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/130/06130447.pdf [firstpage_image] =>[orig_patent_app_number] => 061390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410600 [patent_doc_number] => 06271555 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Borderless wordline for DRAM cell' [patent_app_type] => 1 [patent_app_number] => 9/052403 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 23 [patent_no_of_words] => 3330 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271555.pdf [firstpage_image] =>[orig_patent_app_number] => 052403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197455 [patent_doc_number] => 06043534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'High voltage semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/052142 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 6944 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043534.pdf [firstpage_image] =>[orig_patent_app_number] => 052142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6891255 [patent_doc_number] => 20010017417 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-30 [patent_title] => 'SEMICONDUCTOR DEVICE WITH A CONDDUCTIVE METAL LAYER ENGAGING NOT LESS THAN FIFTY PERCENT OF A SOURCE\\DRAIN REGION' [patent_app_type] => new [patent_app_number] => 09/052564 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 13876 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20010017417.pdf [firstpage_image] =>[orig_patent_app_number] => 09052564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5918018 [patent_doc_number] => 20020113278 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'STACKED SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => new [patent_app_number] => 09/052065 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 6132 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20020113278.pdf [firstpage_image] =>[orig_patent_app_number] => 09052065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152094 [patent_doc_number] => 06064100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Product for ROM components having a silicon controlled rectifier structure' [patent_app_type] => 1 [patent_app_number] => 9/049102 [patent_app_country] => US [patent_app_date] => 1998-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 3671 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 427 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/064/06064100.pdf [firstpage_image] =>[orig_patent_app_number] => 049102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7026650 [patent_doc_number] => 20010013635 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-16 [patent_title] => 'BIPOLAR TRANSISTOR WITH TRENCHED-GROOVE ISOLATION REGIONS' [patent_app_type] => new [patent_app_number] => 09/045794 [patent_app_country] => US [patent_app_date] => 1998-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7305 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20010013635.pdf [firstpage_image] =>[orig_patent_app_number] => 09045794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6959574 [patent_doc_number] => 20010011758 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-09 [patent_title] => 'METHOD AND DEVICE TO INCREASE LATCH-UP IMMUNITY IN CMOS DEVICE' [patent_app_type] => new [patent_app_number] => 09/044356 [patent_app_country] => US [patent_app_date] => 1998-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1928 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20010011758.pdf [firstpage_image] =>[orig_patent_app_number] => 09044356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309783 [patent_doc_number] => 06188123 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Semiconductor element having vertical discrete bipolar transistor and semiconductor device having same' [patent_app_type] => 1 [patent_app_number] => 9/035266 [patent_app_country] => US [patent_app_date] => 1998-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 5316 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188123.pdf [firstpage_image] =>[orig_patent_app_number] => 035266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4184099 [patent_doc_number] => 06037638 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/034316 [patent_app_country] => US [patent_app_date] => 1998-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 29 [patent_no_of_words] => 6638 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 455 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/037/06037638.pdf [firstpage_image] =>[orig_patent_app_number] => 034316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4244194 [patent_doc_number] => 06091128 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Semiconductor systems utilizing materials that form rectifying junctions in both N and P-type doping regions, whether metallurgically or field induced, and methods of use' [patent_app_type] => 1 [patent_app_number] => 9/033695 [patent_app_country] => US [patent_app_date] => 1998-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 26 [patent_no_of_words] => 9281 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/091/06091128.pdf [firstpage_image] =>[orig_patent_app_number] => 033695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189431 [patent_doc_number] => 06150699 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Tri-voltage Bi-CMOS semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/033675 [patent_app_country] => US [patent_app_date] => 1998-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 6263 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150699.pdf [firstpage_image] =>[orig_patent_app_number] => 033675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4136959 [patent_doc_number] => 06034400 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Integrated circuit with improved electrostatic discharge protection including multi-level inductor' [patent_app_type] => 1 [patent_app_number] => 9/030149 [patent_app_country] => US [patent_app_date] => 1998-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 6421 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034400.pdf [firstpage_image] =>[orig_patent_app_number] => 030149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009468 [patent_doc_number] => 06005272 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Trench transistor with source contact in trench' [patent_app_type] => 1 [patent_app_number] => 9/028894 [patent_app_country] => US [patent_app_date] => 1998-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 40 [patent_no_of_words] => 7834 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005272.pdf [firstpage_image] =>[orig_patent_app_number] => 028894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309732 [patent_doc_number] => 06188119 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Semiconductor device having barrier metal layer between a silicon electrode and metal electrode and manufacturing method for same' [patent_app_type] => 1 [patent_app_number] => 9/018462 [patent_app_country] => US [patent_app_date] => 1998-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 40 [patent_no_of_words] => 6023 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188119.pdf [firstpage_image] =>[orig_patent_app_number] => 018462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366486 [patent_doc_number] => 06255718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Laser ablateable material' [patent_app_type] => 1 [patent_app_number] => 8/894540 [patent_app_country] => US [patent_app_date] => 1998-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3585 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255718.pdf [firstpage_image] =>[orig_patent_app_number] => 894540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4179420 [patent_doc_number] => 06084251 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Semiconductor light emitting device with carrier diffusion suppressing layer' [patent_app_type] => 1 [patent_app_number] => 9/014683 [patent_app_country] => US [patent_app_date] => 1998-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3256 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084251.pdf [firstpage_image] =>[orig_patent_app_number] => 014683 [rel_patent_id] =>[rel_patent_doc_number] =>)