Nan-ying Yang

Array ( [id] => 3561265 [patent_doc_number] => 05525542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-11 [patent_title] => 'Method for making a semiconductor device having anti-reflective coating' [patent_app_type] => 1 [patent_app_number] => 8/393781 [patent_app_country] => US [patent_app_date] => 1995-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 4107 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/525/05525542.pdf [firstpage_image] =>[orig_patent_app_number] => 393781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3546968 [patent_doc_number] => 05545592 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Nitrogen treatment for metal-silicide contact' [patent_app_type] => 1 [patent_app_number] => 8/393635 [patent_app_country] => US [patent_app_date] => 1995-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 1839 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/545/05545592.pdf [firstpage_image] =>[orig_patent_app_number] => 393635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3581661 [patent_doc_number] => 05580821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-03 [patent_title] => 'Semiconductor processing method of forming an electrically conductive contact plug' [patent_app_type] => 1 [patent_app_number] => 8/391719 [patent_app_country] => US [patent_app_date] => 1995-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2125 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/580/05580821.pdf [firstpage_image] =>[orig_patent_app_number] => 391719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3620599 [patent_doc_number] => 05641708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-24 [patent_title] => 'Method for fabricating conductive structures in integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/387243 [patent_app_country] => US [patent_app_date] => 1995-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1842 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/641/05641708.pdf [firstpage_image] =>[orig_patent_app_number] => 387243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3549764 [patent_doc_number] => 05547896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'Direct etch for thin film resistor using a hard mask' [patent_app_type] => 1 [patent_app_number] => 8/387233 [patent_app_country] => US [patent_app_date] => 1995-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 10 [patent_no_of_words] => 2015 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/547/05547896.pdf [firstpage_image] =>[orig_patent_app_number] => 387233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3611569 [patent_doc_number] => 05565379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Method of manufacturing a semiconductor device having a bump electrode by a proximity exposure method' [patent_app_type] => 1 [patent_app_number] => 8/386407 [patent_app_country] => US [patent_app_date] => 1995-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 22 [patent_no_of_words] => 4020 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/565/05565379.pdf [firstpage_image] =>[orig_patent_app_number] => 386407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3622932 [patent_doc_number] => 05612253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Method for forming ordered titanium nitride and titanium silicide upon a semiconductor wafer using a three-step anneal process' [patent_app_type] => 1 [patent_app_number] => 8/382217 [patent_app_country] => US [patent_app_date] => 1995-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 5720 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612253.pdf [firstpage_image] =>[orig_patent_app_number] => 382217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3730796 [patent_doc_number] => 05665618 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Method of forming an interband lateral resonant tunneling transistor with single narrow gate electrode' [patent_app_type] => 1 [patent_app_number] => 8/379833 [patent_app_country] => US [patent_app_date] => 1995-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3832 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/665/05665618.pdf [firstpage_image] =>[orig_patent_app_number] => 379833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3582477 [patent_doc_number] => 05584890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Methods of making multiple anode capacitors' [patent_app_type] => 1 [patent_app_number] => 8/377750 [patent_app_country] => US [patent_app_date] => 1995-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 3232 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/584/05584890.pdf [firstpage_image] =>[orig_patent_app_number] => 377750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3529641 [patent_doc_number] => 05583073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Method for producing electroless barrier layer and solder bump on chip' [patent_app_type] => 1 [patent_app_number] => 8/368847 [patent_app_country] => US [patent_app_date] => 1995-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3004 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/583/05583073.pdf [firstpage_image] =>[orig_patent_app_number] => 368847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3552130 [patent_doc_number] => 05492855 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-20 [patent_title] => 'Method of dry etching platinum using sulfur containing gas' [patent_app_type] => 1 [patent_app_number] => 8/364115 [patent_app_country] => US [patent_app_date] => 1994-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 3515 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/492/05492855.pdf [firstpage_image] =>[orig_patent_app_number] => 364115 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3613336 [patent_doc_number] => 05510292 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'Manufacturing method for a semiconductor device having local interconnections' [patent_app_type] => 1 [patent_app_number] => 8/363931 [patent_app_country] => US [patent_app_date] => 1994-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3873 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/510/05510292.pdf [firstpage_image] =>[orig_patent_app_number] => 363931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3509815 [patent_doc_number] => 05563100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Fabrication method of semiconductor device with refractory metal silicide formation by removing native oxide in hydrogen' [patent_app_type] => 1 [patent_app_number] => 8/357403 [patent_app_country] => US [patent_app_date] => 1994-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4015 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563100.pdf [firstpage_image] =>[orig_patent_app_number] => 357403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3589695 [patent_doc_number] => 05567650 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Method of forming tapered plug-filled via in electrical interconnection' [patent_app_type] => 1 [patent_app_number] => 8/356421 [patent_app_country] => US [patent_app_date] => 1994-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1714 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/567/05567650.pdf [firstpage_image] =>[orig_patent_app_number] => 356421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3554844 [patent_doc_number] => 05543357 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Process of manufacturing a semiconductor device by filling a via hole in an interlayered film of the device with wiring metal' [patent_app_type] => 1 [patent_app_number] => 8/351679 [patent_app_country] => US [patent_app_date] => 1994-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 6021 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/543/05543357.pdf [firstpage_image] =>[orig_patent_app_number] => 351679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3589657 [patent_doc_number] => 05567647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Method for fabricating a gate electrode structure of compound semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/354067 [patent_app_country] => US [patent_app_date] => 1994-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 1813 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/567/05567647.pdf [firstpage_image] =>[orig_patent_app_number] => 354067 [rel_patent_id] =>[rel_patent_doc_number] =>)