Nasser Moazzami Goodarzi

Array ( [id] => 4194802 [patent_doc_number] => 06085280 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Parallel-access memory and method' [patent_app_type] => 1 [patent_app_number] => 8/853526 [patent_app_country] => US [patent_app_date] => 1997-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 7602 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/085/06085280.pdf [firstpage_image] =>[orig_patent_app_number] => 853526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3961473 [patent_doc_number] => 05974503 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Storage and access of continuous media files indexed as lists of raid stripe sets associated with file names' [patent_app_type] => 1 [patent_app_number] => 8/851509 [patent_app_country] => US [patent_app_date] => 1997-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 42 [patent_no_of_words] => 33007 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/974/05974503.pdf [firstpage_image] =>[orig_patent_app_number] => 851509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4162508 [patent_doc_number] => 06032243 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'Data-transfer interconnection for signal and data transfer between CD-ROM decoder and buffer memory' [patent_app_type] => 1 [patent_app_number] => 8/851546 [patent_app_country] => US [patent_app_date] => 1997-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3495 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/032/06032243.pdf [firstpage_image] =>[orig_patent_app_number] => 851546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4018535 [patent_doc_number] => 05924123 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Semiconductor storage apparatus with copy guard function' [patent_app_type] => 1 [patent_app_number] => 8/844947 [patent_app_country] => US [patent_app_date] => 1997-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4735 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/924/05924123.pdf [firstpage_image] =>[orig_patent_app_number] => 844947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366233 [patent_doc_number] => 06286085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'System for backing up data synchronously and a synchronously depending on a pre-established criterion' [patent_app_type] => 1 [patent_app_number] => 8/844876 [patent_app_country] => US [patent_app_date] => 1997-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2203 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/286/06286085.pdf [firstpage_image] =>[orig_patent_app_number] => 844876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4052185 [patent_doc_number] => 05943685 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Method of shared intervention via a single data provider among shared caches for SMP bus' [patent_app_type] => 1 [patent_app_number] => 8/834112 [patent_app_country] => US [patent_app_date] => 1997-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5468 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/943/05943685.pdf [firstpage_image] =>[orig_patent_app_number] => 834112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4033591 [patent_doc_number] => 05963974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Cache intervention from a cache line exclusively holding an unmodified value' [patent_app_type] => 1 [patent_app_number] => 8/837518 [patent_app_country] => US [patent_app_date] => 1997-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5390 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963974.pdf [firstpage_image] =>[orig_patent_app_number] => 837518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4240137 [patent_doc_number] => 06012129 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Apparatus and method allocating virtual memory upon demand' [patent_app_type] => 1 [patent_app_number] => 8/829636 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2931 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/012/06012129.pdf [firstpage_image] =>[orig_patent_app_number] => 829636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3960409 [patent_doc_number] => 05930828 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Real-time apparatus and method for minimizing disk fragmentation in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/824036 [patent_app_country] => US [patent_app_date] => 1997-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 12 [patent_no_of_words] => 10959 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930828.pdf [firstpage_image] =>[orig_patent_app_number] => 824036 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4060379 [patent_doc_number] => 05913227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'Agent-implemented locking mechanism' [patent_app_type] => 1 [patent_app_number] => 8/822680 [patent_app_country] => US [patent_app_date] => 1997-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3943 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/913/05913227.pdf [firstpage_image] =>[orig_patent_app_number] => 822680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4033564 [patent_doc_number] => 05963972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Memory architecture dependent program mapping' [patent_app_type] => 1 [patent_app_number] => 8/806891 [patent_app_country] => US [patent_app_date] => 1997-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7221 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963972.pdf [firstpage_image] =>[orig_patent_app_number] => 806891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3960346 [patent_doc_number] => 05930824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'System and method for demand-base data recovery' [patent_app_type] => 1 [patent_app_number] => 8/794062 [patent_app_country] => US [patent_app_date] => 1997-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8531 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930824.pdf [firstpage_image] =>[orig_patent_app_number] => 794062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3932764 [patent_doc_number] => 06003110 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Method and apparatus for converting memory addresses into memory selection signals' [patent_app_type] => 1 [patent_app_number] => 8/774459 [patent_app_country] => US [patent_app_date] => 1996-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4368 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/003/06003110.pdf [firstpage_image] =>[orig_patent_app_number] => 774459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3996097 [patent_doc_number] => 05918251 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Method and apparatus for preloading different default address translation attributes' [patent_app_type] => 1 [patent_app_number] => 8/771845 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4708 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/918/05918251.pdf [firstpage_image] =>[orig_patent_app_number] => 771845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3996072 [patent_doc_number] => 05918249 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Promoting local memory accessing and data migration in non-uniform memory access system architectures' [patent_app_type] => 1 [patent_app_number] => 8/772039 [patent_app_country] => US [patent_app_date] => 1996-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2203 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/918/05918249.pdf [firstpage_image] =>[orig_patent_app_number] => 772039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900950 [patent_doc_number] => 05897653 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Data tracing apparatus' [patent_app_type] => 1 [patent_app_number] => 8/767925 [patent_app_country] => US [patent_app_date] => 1996-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3693 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/897/05897653.pdf [firstpage_image] =>[orig_patent_app_number] => 767925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4020206 [patent_doc_number] => 05860141 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Method and apparatus for enabling physical memory larger than corresponding virtual memory' [patent_app_type] => 1 [patent_app_number] => 8/763918 [patent_app_country] => US [patent_app_date] => 1996-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 5241 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/860/05860141.pdf [firstpage_image] =>[orig_patent_app_number] => 763918 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4202478 [patent_doc_number] => 06094712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Computer network interface for direct mapping of data transferred between applications on different host computers from virtual addresses to physical memory addresses application data' [patent_app_type] => 1 [patent_app_number] => 8/762186 [patent_app_country] => US [patent_app_date] => 1996-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4655 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/094/06094712.pdf [firstpage_image] =>[orig_patent_app_number] => 762186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944251 [patent_doc_number] => 05946705 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Avoidance of cache synonyms' [patent_app_type] => 1 [patent_app_number] => 8/735474 [patent_app_country] => US [patent_app_date] => 1996-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13750 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946705.pdf [firstpage_image] =>[orig_patent_app_number] => 735474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4026862 [patent_doc_number] => 05890199 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Data processor incorporating a ferroelectric memory array selectably configurable as read/write and read only memory' [patent_app_type] => 1 [patent_app_number] => 8/734802 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 4204 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/890/05890199.pdf [firstpage_image] =>[orig_patent_app_number] => 734802 [rel_patent_id] =>[rel_patent_doc_number] =>)