
Natalia A. Gondarenko
Examiner (ID: 11426, Phone: (571)272-2284 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2891 |
| Total Applications | 935 |
| Issued Applications | 589 |
| Pending Applications | 122 |
| Abandoned Applications | 249 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13543123
[patent_doc_number] => 20180323108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => Methods for Forming Fin Field-Effect Transistors
[patent_app_type] => utility
[patent_app_number] => 16/024220
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024220
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024220 | Methods for forming Fin field-effect transistors | Jun 28, 2018 | Issued |
Array
(
[id] => 18016416
[patent_doc_number] => 11508723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Power semiconductor device with a temperature sensor
[patent_app_type] => utility
[patent_app_number] => 17/251264
[patent_app_country] => US
[patent_app_date] => 2018-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4272
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17251264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/251264 | Power semiconductor device with a temperature sensor | Jun 12, 2018 | Issued |
Array
(
[id] => 16264592
[patent_doc_number] => 10756037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Package structure and fabricating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/980662
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 6965
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980662
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980662 | Package structure and fabricating method thereof | May 14, 2018 | Issued |
Array
(
[id] => 14024525
[patent_doc_number] => 20190074256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => DEVICE HAVING PHYSICALLY UNCLONABLE FUNCTION, METHOD FOR MANUFACTURING SAME, AND CHIP USING SAME
[patent_app_type] => utility
[patent_app_number] => 15/980141
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980141
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980141 | Device having physically unclonable function, method for manufacturing same, and chip using same | May 14, 2018 | Issued |
Array
(
[id] => 15475693
[patent_doc_number] => 10553734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/980661
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 33
[patent_no_of_words] => 22558
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 347
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980661
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980661 | Semiconductor device and manufacturing method thereof | May 14, 2018 | Issued |
Array
(
[id] => 15889887
[patent_doc_number] => 10651301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/980635
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 9890
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 382
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980635
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980635 | Semiconductor device and method of manufacturing the same | May 14, 2018 | Issued |
Array
(
[id] => 15234577
[patent_doc_number] => 10505019
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-10
[patent_title] => Vertical field effect transistors with self aligned source/drain junctions
[patent_app_type] => utility
[patent_app_number] => 15/980111
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 7449
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980111
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980111 | Vertical field effect transistors with self aligned source/drain junctions | May 14, 2018 | Issued |
Array
(
[id] => 15154721
[patent_doc_number] => 20190355838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => FINFET DEVICE AND METHOD OF MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 15/980436
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980436
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980436 | FinFET device and method of manufacturing | May 14, 2018 | Issued |
Array
(
[id] => 15641337
[patent_doc_number] => 10593673
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Nanosheet with single epitaxial stack forming off-set dual material channels for gate-all-around CMOS
[patent_app_type] => utility
[patent_app_number] => 15/980250
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7614
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980250
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980250 | Nanosheet with single epitaxial stack forming off-set dual material channels for gate-all-around CMOS | May 14, 2018 | Issued |
Array
(
[id] => 15154747
[patent_doc_number] => 20190355851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => ENABLING RESIDUE FREE GAP FILL BETWEEN NANOSHEETS
[patent_app_type] => utility
[patent_app_number] => 15/980561
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8027
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980561
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980561 | Enabling residue free gap fill between nanosheets | May 14, 2018 | Issued |
Array
(
[id] => 17048111
[patent_doc_number] => 11101301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Array substrate and manufacturing method therefor, display panel and display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/320272
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3127
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16320272
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/320272 | Array substrate and manufacturing method therefor, display panel and display apparatus | May 9, 2018 | Issued |
Array
(
[id] => 15874303
[patent_doc_number] => 20200144555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => ELECTRODE-ATTACHED SUBSTRATE, LAMINATED SUBSTRATE, AND ORGANIC DEVICE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/608650
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11562
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16608650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/608650 | Electrode-attached substrate, laminated substrate, and organic device manufacturing method | Apr 19, 2018 | Issued |
Array
(
[id] => 15745913
[patent_doc_number] => 20200111846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => EL Display-Panel Manufacturing Method, EL Display-Panel Manufacturing Apparatus, EL Display panel, and EL Display Device
[patent_app_type] => utility
[patent_app_number] => 16/499868
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27788
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16499868
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/499868 | EL Display-Panel Manufacturing Method, EL Display-Panel Manufacturing Apparatus, EL Display panel, and EL Display Device | Mar 22, 2018 | Abandoned |
Array
(
[id] => 12849760
[patent_doc_number] => 20180175093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => PHOTOSENSITIVE IMAGING DEVICES AND ASSOCIATED METHODS
[patent_app_type] => utility
[patent_app_number] => 15/898357
[patent_app_country] => US
[patent_app_date] => 2018-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10135
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15898357
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/898357 | PHOTOSENSITIVE IMAGING DEVICES AND ASSOCIATED METHODS | Feb 15, 2018 | Abandoned |
Array
(
[id] => 12850045
[patent_doc_number] => 20180175188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => HIGH VOLTAGE MOSFET DEVICES AND METHODS OF MAKING THE DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/890981
[patent_app_country] => US
[patent_app_date] => 2018-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15890981
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/890981 | High voltage MOSFET devices and methods of making the devices | Feb 6, 2018 | Issued |
Array
(
[id] => 13335055
[patent_doc_number] => 20180219065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => Insulation Structure Including a Gas Filled Cavity
[patent_app_type] => utility
[patent_app_number] => 15/881128
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881128
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881128 | Insulation Structure Including a Gas Filled Cavity | Jan 25, 2018 | Abandoned |
Array
(
[id] => 16324241
[patent_doc_number] => 10784213
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Power device package
[patent_app_type] => utility
[patent_app_number] => 15/880565
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4945
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15880565
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/880565 | Power device package | Jan 25, 2018 | Issued |
Array
(
[id] => 16264595
[patent_doc_number] => 10756040
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor package with rigid under bump metallurgy (UBM) stack
[patent_app_type] => utility
[patent_app_number] => 15/881063
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4128
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881063
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881063 | Semiconductor package with rigid under bump metallurgy (UBM) stack | Jan 25, 2018 | Issued |
Array
(
[id] => 14677029
[patent_doc_number] => 20190237629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => OPTICALLY TRANSPARENT ADHESION LAYER TO CONNECT NOBLE METALS TO OXIDES
[patent_app_type] => utility
[patent_app_number] => 15/881140
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881140
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881140 | OPTICALLY TRANSPARENT ADHESION LAYER TO CONNECT NOBLE METALS TO OXIDES | Jan 25, 2018 | Abandoned |
Array
(
[id] => 14676931
[patent_doc_number] => 20190237580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => LONG-CHANNEL FIN FIELD EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 15/881179
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881179
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881179 | Long-channel fin field effect transistors | Jan 25, 2018 | Issued |