
Natalia A. Gondarenko
Examiner (ID: 11539, Phone: (571)272-2284 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2891 |
| Total Applications | 933 |
| Issued Applications | 588 |
| Pending Applications | 124 |
| Abandoned Applications | 249 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18812948
[patent_doc_number] => 20230387285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/364479
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18364479
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/364479 | NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR DEVICE | Aug 2, 2023 | Pending |
Array
(
[id] => 19814096
[patent_doc_number] => 12245528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-04
[patent_title] => Memory device with composite spacer
[patent_app_type] => utility
[patent_app_number] => 18/362781
[patent_app_country] => US
[patent_app_date] => 2023-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4786
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18362781
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/362781 | Memory device with composite spacer | Jul 30, 2023 | Issued |
Array
(
[id] => 18774650
[patent_doc_number] => 20230369481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => HIGH ELECTRON MOBILITY TRANSISTOR AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/227329
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5098
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18227329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/227329 | High electron mobility transistor and method for forming the same | Jul 27, 2023 | Issued |
Array
(
[id] => 18812676
[patent_doc_number] => 20230387013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => POWER RAIL AND SIGNAL LINE ARRANGEMENT IN INTEGRATED CIRCUITS HAVING STACKED TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/361666
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20600
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18361666
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/361666 | Power rail and signal line arrangement in integrated circuits having stacked transistors | Jul 27, 2023 | Issued |
Array
(
[id] => 18774591
[patent_doc_number] => 20230369422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => TRANSISTOR, ELECTRONIC COMPONENT, AND TERMINAL DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/361009
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18361009
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/361009 | TRANSISTOR, ELECTRONIC COMPONENT, AND TERMINAL DEVICE | Jul 27, 2023 | Pending |
Array
(
[id] => 18789642
[patent_doc_number] => 20230378347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/361585
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10296
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18361585
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/361585 | Semiconductor structure and method for manufacturing the same | Jul 27, 2023 | Issued |
Array
(
[id] => 19751606
[patent_doc_number] => 20250040171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => SEMICONDUCTOR DEVICE HAVING A DOPED REGION UNDERLYING A GATE LAYER AND IN A BARRIER LAYER
[patent_app_type] => utility
[patent_app_number] => 18/359991
[patent_app_country] => US
[patent_app_date] => 2023-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6125
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359991
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359991 | SEMICONDUCTOR DEVICE HAVING A DOPED REGION UNDERLYING A GATE LAYER AND IN A BARRIER LAYER | Jul 26, 2023 | Pending |
Array
(
[id] => 18774566
[patent_doc_number] => 20230369397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => METHOD OF MANUFACTURING A FIELD EFFECT TRANSISTOR USING CARBON NANOTUBES AND A FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/226192
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18226192
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/226192 | Method of manufacturing a field effect transistor using carbon nanotubes and a field effect transistor | Jul 24, 2023 | Issued |
Array
(
[id] => 18906189
[patent_doc_number] => 20240021674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => TRANSISTORS FOR RADIO-FREQUENCY CIRCUITS AND DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/353478
[patent_app_country] => US
[patent_app_date] => 2023-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8302
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353478
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353478 | Transistors for radio-frequency circuits and devices | Jul 16, 2023 | Issued |
Array
(
[id] => 19688282
[patent_doc_number] => 20250006827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/342910
[patent_app_country] => US
[patent_app_date] => 2023-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11844
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18342910
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/342910 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | Jun 27, 2023 | Pending |
Array
(
[id] => 18714792
[patent_doc_number] => 20230337437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => MEMORY ARRAY SOURCE/DRAIN ELECTRODE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/341116
[patent_app_country] => US
[patent_app_date] => 2023-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18341116
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/341116 | Memory array source/drain electrode structures | Jun 25, 2023 | Issued |
Array
(
[id] => 18849121
[patent_doc_number] => 20230411525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => METHOD AND SYSTEM FOR FABRICATION OF A VERTICAL FIN-BASED FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/213781
[patent_app_country] => US
[patent_app_date] => 2023-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18213781
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/213781 | Method and system for fabrication of a vertical fin-based field effect transistor | Jun 22, 2023 | Issued |
Array
(
[id] => 18866110
[patent_doc_number] => 20230420547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => VERTICAL GALLIUM NITRIDE BASED FETS WITH REGROWN SOURCE CONTACTS
[patent_app_type] => utility
[patent_app_number] => 18/213707
[patent_app_country] => US
[patent_app_date] => 2023-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18213707
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/213707 | VERTICAL GALLIUM NITRIDE BASED FETS WITH REGROWN SOURCE CONTACTS | Jun 22, 2023 | Abandoned |
Array
(
[id] => 19662245
[patent_doc_number] => 20240429310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => ELECTROSTATIC DISCHARGE CIRCUITRY FOR A HIGH-VOLTAGE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/338808
[patent_app_country] => US
[patent_app_date] => 2023-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18338808
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/338808 | ELECTROSTATIC DISCHARGE CIRCUITRY FOR A HIGH-VOLTAGE SEMICONDUCTOR DEVICE | Jun 20, 2023 | Pending |
Array
(
[id] => 18698512
[patent_doc_number] => 20230328992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/335198
[patent_app_country] => US
[patent_app_date] => 2023-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9365
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18335198
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/335198 | Semiconductor storage device | Jun 14, 2023 | Issued |
Array
(
[id] => 18943749
[patent_doc_number] => 20240038888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/334763
[patent_app_country] => US
[patent_app_date] => 2023-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 347
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18334763
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/334763 | SEMICONDUCTOR DEVICE | Jun 13, 2023 | Pending |
Array
(
[id] => 19341530
[patent_doc_number] => 12051728
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Semiconductor schottky rectifier device
[patent_app_type] => utility
[patent_app_number] => 18/334879
[patent_app_country] => US
[patent_app_date] => 2023-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 42
[patent_no_of_words] => 7136
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18334879
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/334879 | Semiconductor schottky rectifier device | Jun 13, 2023 | Issued |
Array
(
[id] => 19038411
[patent_doc_number] => 20240088226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => INSULATED GATE TURN-OFF DEVICE WITH SHORT CHANNEL PMOS TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/208072
[patent_app_country] => US
[patent_app_date] => 2023-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3964
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18208072
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/208072 | Insulated gate turn-off device with short channel PMOS transistor | Jun 8, 2023 | Issued |
Array
(
[id] => 18898810
[patent_doc_number] => 20240014295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => Semiconductor structure of BIPOLAR JUNCTION TRANSISTOR (BJT)
[patent_app_type] => utility
[patent_app_number] => 18/327287
[patent_app_country] => US
[patent_app_date] => 2023-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6621
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18327287
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/327287 | Semiconductor structure of BIPOLAR JUNCTION TRANSISTOR (BJT) | May 31, 2023 | Pending |
Array
(
[id] => 18653359
[patent_doc_number] => 20230299199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => STRESS INCORPORATION IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/324711
[patent_app_country] => US
[patent_app_date] => 2023-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18324711
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/324711 | STRESS INCORPORATION IN SEMICONDUCTOR DEVICES | May 25, 2023 | Pending |