
Natalie K. Walford
Examiner (ID: 11334)
| Most Active Art Unit | 2879 |
| Art Unit(s) | 2879 |
| Total Applications | 668 |
| Issued Applications | 464 |
| Pending Applications | 1 |
| Abandoned Applications | 210 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18000938
[patent_doc_number] => 11502049
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Package comprising multi-level vertically stacked redistribution portions
[patent_app_type] => utility
[patent_app_number] => 16/868349
[patent_app_country] => US
[patent_app_date] => 2020-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 12187
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16868349
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/868349 | Package comprising multi-level vertically stacked redistribution portions | May 5, 2020 | Issued |
Array
(
[id] => 16804391
[patent_doc_number] => 10999356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Deploying an application in a hybrid cloud computing environment
[patent_app_type] => utility
[patent_app_number] => 16/865417
[patent_app_country] => US
[patent_app_date] => 2020-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8530
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16865417
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/865417 | Deploying an application in a hybrid cloud computing environment | May 3, 2020 | Issued |
Array
(
[id] => 17730985
[patent_doc_number] => 11387387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-12
[patent_title] => Micro light emitting device display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/862582
[patent_app_country] => US
[patent_app_date] => 2020-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7280
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16862582
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/862582 | Micro light emitting device display apparatus | Apr 29, 2020 | Issued |
Array
(
[id] => 16241635
[patent_doc_number] => 20200258869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => MICRO LIGHT EMITTING DEVICE DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/862578
[patent_app_country] => US
[patent_app_date] => 2020-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8500
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16862578
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/862578 | Micro light emitting device display apparatus | Apr 29, 2020 | Issued |
Array
(
[id] => 17925880
[patent_doc_number] => 11469142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-11
[patent_title] => Device chip manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/857483
[patent_app_country] => US
[patent_app_date] => 2020-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 21
[patent_no_of_words] => 9375
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16857483
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/857483 | Device chip manufacturing method | Apr 23, 2020 | Issued |
Array
(
[id] => 17638206
[patent_doc_number] => 11348941
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Memory device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/856285
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 6817
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16856285
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/856285 | Memory device and method of fabricating the same | Apr 22, 2020 | Issued |
Array
(
[id] => 16226219
[patent_doc_number] => 20200251336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => Self-Aligned, Over Etched Hard Mask Fabrication Method and Structure
[patent_app_type] => utility
[patent_app_number] => 16/852454
[patent_app_country] => US
[patent_app_date] => 2020-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16852454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/852454 | Self-aligned, over etched hard mask fabrication method and structure | Apr 17, 2020 | Issued |
Array
(
[id] => 17174150
[patent_doc_number] => 20210327821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => SEMICONDUCTOR DEVICE WITH EMI PROTECTION STRUCTURE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/850459
[patent_app_country] => US
[patent_app_date] => 2020-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8803
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16850459
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/850459 | Semiconductor device with EMI protection structure and method for fabricating the same | Apr 15, 2020 | Issued |
Array
(
[id] => 16227166
[patent_doc_number] => 20200252283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => MULTI-OBJECTIVE OPTIMIZATION METHOD FOR GROUNDWATER POLLUTION MONITORING NETWORK
[patent_app_type] => utility
[patent_app_number] => 16/849389
[patent_app_country] => US
[patent_app_date] => 2020-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16849389
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/849389 | Multi-objective optimization method for groundwater pollution monitoring network | Apr 14, 2020 | Issued |
Array
(
[id] => 17676623
[patent_doc_number] => 20220189790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => METHODS FOR REGISTRATION OF CIRCUIT DIES AND ELECTRICAL INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 17/594346
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17594346
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/594346 | Methods for registration of circuit dies and electrical interconnects | Apr 13, 2020 | Issued |
Array
(
[id] => 17908609
[patent_doc_number] => 11462471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Middle-of-line interconnect structure and manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/844133
[patent_app_country] => US
[patent_app_date] => 2020-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 7377
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16844133
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/844133 | Middle-of-line interconnect structure and manufacturing method | Apr 8, 2020 | Issued |
Array
(
[id] => 17047269
[patent_doc_number] => 11100454
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-24
[patent_title] => CDD with heuristics for automated variable use-case based constrained logistics route optimization
[patent_app_type] => utility
[patent_app_number] => 16/841321
[patent_app_country] => US
[patent_app_date] => 2020-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3374
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16841321
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/841321 | CDD with heuristics for automated variable use-case based constrained logistics route optimization | Apr 5, 2020 | Issued |
Array
(
[id] => 17131660
[patent_doc_number] => 20210306429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SYSTEM AND METHOD FOR CORRELATING KEEP-ALIVE CONNECTION COMMUNICATIONS WITH UNARY CONNECTION COMMUNICATIONS
[patent_app_type] => utility
[patent_app_number] => 16/836625
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836625
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836625 | System and method for correlating keep-alive connection communications with unary connection communications | Mar 30, 2020 | Issued |
Array
(
[id] => 17683481
[patent_doc_number] => 11367746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Radiation sensor element and method
[patent_app_type] => utility
[patent_app_number] => 17/593967
[patent_app_country] => US
[patent_app_date] => 2020-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7916
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17593967
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/593967 | Radiation sensor element and method | Mar 29, 2020 | Issued |
Array
(
[id] => 16226229
[patent_doc_number] => 20200251346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => METHOD TO IMPROVE PROFILE CONTROL DURING SELECTIVE ETCHING OF SILICON NITRIDE SPACERS
[patent_app_type] => utility
[patent_app_number] => 16/821099
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10048
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821099
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821099 | Method to improve profile control during selective etching of silicon nitride spacers | Mar 16, 2020 | Issued |
Array
(
[id] => 16301333
[patent_doc_number] => 20200287056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => RADICAL OXIDATION PROCESS FOR FABRICATING A NONVOLATILE CHARGE TRAP MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/820411
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820411
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820411 | RADICAL OXIDATION PROCESS FOR FABRICATING A NONVOLATILE CHARGE TRAP MEMORY DEVICE | Mar 15, 2020 | Abandoned |
Array
(
[id] => 17582925
[patent_doc_number] => 20220139780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => SEMICONDUCTOR DEVICE AND PRODUCTION METHOD FOR SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/434034
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17434034
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/434034 | Semiconductor device and production method for semiconductor device | Feb 27, 2020 | Issued |
Array
(
[id] => 17032718
[patent_doc_number] => 11094536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Method of manufacturing semiconductor elements
[patent_app_type] => utility
[patent_app_number] => 16/802782
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 5731
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16802782
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/802782 | Method of manufacturing semiconductor elements | Feb 26, 2020 | Issued |
Array
(
[id] => 16578756
[patent_doc_number] => 20210013157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/797947
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16797947
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/797947 | Semiconductor device and method for manufacturing semiconductor device | Feb 20, 2020 | Issued |
Array
(
[id] => 16911419
[patent_doc_number] => 11043469
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-22
[patent_title] => Method of forming three dimensional semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/795538
[patent_app_country] => US
[patent_app_date] => 2020-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3031
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16795538
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/795538 | Method of forming three dimensional semiconductor structure | Feb 18, 2020 | Issued |