Natasha W Cosme
Examiner (ID: 4117, Phone: (571)270-7225 , Office: P/2465 )
Most Active Art Unit | 2465 |
Art Unit(s) | 2465, 2645, 2641, 2617 |
Total Applications | 659 |
Issued Applications | 486 |
Pending Applications | 57 |
Abandoned Applications | 116 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6380507
[patent_doc_number] => 20100076715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'Trigger router and test system including the trigger router'
[patent_app_type] => utility
[patent_app_number] => 12/584461
[patent_app_country] => US
[patent_app_date] => 2009-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10045
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20100076715.pdf
[firstpage_image] =>[orig_patent_app_number] => 12584461
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/584461 | Trigger router and test system including the trigger router | Sep 4, 2009 | Issued |
Array
(
[id] => 8878556
[patent_doc_number] => 08473540
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-06-25
[patent_title] => 'Decoder and process therefor'
[patent_app_type] => utility
[patent_app_number] => 12/552174
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 49
[patent_no_of_words] => 27246
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12552174
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/552174 | Decoder and process therefor | Aug 31, 2009 | Issued |
Array
(
[id] => 8878555
[patent_doc_number] => 08473539
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-06-25
[patent_title] => 'Modified givens rotation for matrices with complex numbers'
[patent_app_type] => utility
[patent_app_number] => 12/552171
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 49
[patent_no_of_words] => 27404
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12552171
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/552171 | Modified givens rotation for matrices with complex numbers | Aug 31, 2009 | Issued |
Array
(
[id] => 8971536
[patent_doc_number] => 08510364
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-08-13
[patent_title] => 'Systolic array for matrix triangularization and back-substitution'
[patent_app_type] => utility
[patent_app_number] => 12/552178
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 49
[patent_no_of_words] => 27530
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12552178
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/552178 | Systolic array for matrix triangularization and back-substitution | Aug 31, 2009 | Issued |
Array
(
[id] => 8751915
[patent_doc_number] => 08417758
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-04-09
[patent_title] => 'Left and right matrix multiplication using a systolic array'
[patent_app_type] => utility
[patent_app_number] => 12/552180
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 49
[patent_no_of_words] => 27023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12552180
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/552180 | Left and right matrix multiplication using a systolic array | Aug 31, 2009 | Issued |
Array
(
[id] => 4631803
[patent_doc_number] => 08010713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-30
[patent_title] => 'Storage system, storage apparatus, and method for hot swapping of firmware'
[patent_app_type] => utility
[patent_app_number] => 12/548024
[patent_app_country] => US
[patent_app_date] => 2009-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 27
[patent_no_of_words] => 8476
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/010/08010713.pdf
[firstpage_image] =>[orig_patent_app_number] => 12548024
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/548024 | Storage system, storage apparatus, and method for hot swapping of firmware | Aug 25, 2009 | Issued |
Array
(
[id] => 9102615
[patent_doc_number] => 08566509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'Efficiently implementing a plurality of finite state machines'
[patent_app_type] => utility
[patent_app_number] => 12/546772
[patent_app_country] => US
[patent_app_date] => 2009-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 11815
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 414
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12546772
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/546772 | Efficiently implementing a plurality of finite state machines | Aug 24, 2009 | Issued |
Array
(
[id] => 4530093
[patent_doc_number] => 07913001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-22
[patent_title] => 'Lane to lane deskewing via non-data symbol processing for a serial point to point link'
[patent_app_type] => utility
[patent_app_number] => 12/544178
[patent_app_country] => US
[patent_app_date] => 2009-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6686
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/913/07913001.pdf
[firstpage_image] =>[orig_patent_app_number] => 12544178
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/544178 | Lane to lane deskewing via non-data symbol processing for a serial point to point link | Aug 18, 2009 | Issued |
Array
(
[id] => 5932392
[patent_doc_number] => 20110040909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'HIGH-SPEED WIRELESS SERIAL COMMUNICATION LINK FOR A STACKED DEVICE CONFIGURATION USING NEAR FIELD COUPLING'
[patent_app_type] => utility
[patent_app_number] => 12/542528
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1952
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20110040909.pdf
[firstpage_image] =>[orig_patent_app_number] => 12542528
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542528 | High-speed wireless serial communication link for a stacked device configuration using near field coupling | Aug 16, 2009 | Issued |
Array
(
[id] => 6565744
[patent_doc_number] => 20100046342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'RECORDING AND REPLAYING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/542617
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3594
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20100046342.pdf
[firstpage_image] =>[orig_patent_app_number] => 12542617
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542617 | Recording and replaying device | Aug 16, 2009 | Issued |
Array
(
[id] => 8945830
[patent_doc_number] => 08499017
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-30
[patent_title] => 'Apparatus and method for performing fused multiply add floating point operation'
[patent_app_type] => utility
[patent_app_number] => 12/461478
[patent_app_country] => US
[patent_app_date] => 2009-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13392
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12461478
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/461478 | Apparatus and method for performing fused multiply add floating point operation | Aug 11, 2009 | Issued |
Array
(
[id] => 8804740
[patent_doc_number] => 08443022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-14
[patent_title] => 'Apparatus and method for generating random number'
[patent_app_type] => utility
[patent_app_number] => 12/462825
[patent_app_country] => US
[patent_app_date] => 2009-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 5719
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12462825
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/462825 | Apparatus and method for generating random number | Aug 9, 2009 | Issued |
Array
(
[id] => 6197943
[patent_doc_number] => 20110029701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'Physical Layer Interface for Computing Devices'
[patent_app_type] => utility
[patent_app_number] => 12/512258
[patent_app_country] => US
[patent_app_date] => 2009-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4907
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20110029701.pdf
[firstpage_image] =>[orig_patent_app_number] => 12512258
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/512258 | Physical layer interface for computing devices | Jul 29, 2009 | Issued |
Array
(
[id] => 8438101
[patent_doc_number] => 08285885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Universal serial bus device and universal serial bus system'
[patent_app_type] => utility
[patent_app_number] => 12/512142
[patent_app_country] => US
[patent_app_date] => 2009-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2177
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12512142
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/512142 | Universal serial bus device and universal serial bus system | Jul 29, 2009 | Issued |
Array
(
[id] => 6002254
[patent_doc_number] => 20110117961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'SYSTEM FOR INTERFACING BETWEEN A TERMINAL AND A SMART CARD, METHOD FOR SAME, AND SMART CARD APPLIED TO SAME'
[patent_app_type] => utility
[patent_app_number] => 12/736795
[patent_app_country] => US
[patent_app_date] => 2009-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4973
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20110117961.pdf
[firstpage_image] =>[orig_patent_app_number] => 12736795
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/736795 | System for interfacing between a terminal and a smart card, method for same, and smart card applied to same | Jul 28, 2009 | Issued |
Array
(
[id] => 9129988
[patent_doc_number] => 08577944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-05
[patent_title] => 'Signal processing device, signal processing method, and signal level display device'
[patent_app_type] => utility
[patent_app_number] => 12/511498
[patent_app_country] => US
[patent_app_date] => 2009-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 9923
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12511498
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/511498 | Signal processing device, signal processing method, and signal level display device | Jul 28, 2009 | Issued |
Array
(
[id] => 9218252
[patent_doc_number] => 08631061
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-14
[patent_title] => 'Apparatus, method, and program for arithmetic processing'
[patent_app_type] => utility
[patent_app_number] => 12/510674
[patent_app_country] => US
[patent_app_date] => 2009-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 37
[patent_no_of_words] => 26119
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12510674
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/510674 | Apparatus, method, and program for arithmetic processing | Jul 27, 2009 | Issued |
Array
(
[id] => 7557365
[patent_doc_number] => 08069274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-29
[patent_title] => 'System and method for serial data communications between host and communications devices, and communications device employed in the system and method'
[patent_app_type] => utility
[patent_app_number] => 12/510390
[patent_app_country] => US
[patent_app_date] => 2009-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/069/08069274.pdf
[firstpage_image] =>[orig_patent_app_number] => 12510390
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/510390 | System and method for serial data communications between host and communications devices, and communications device employed in the system and method | Jul 27, 2009 | Issued |
Array
(
[id] => 6153931
[patent_doc_number] => 20110022910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-27
[patent_title] => 'ARITHMETIC LOGIC UNIT FOR USE WITHIN A FLIGHT CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/509121
[patent_app_country] => US
[patent_app_date] => 2009-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20110022910.pdf
[firstpage_image] =>[orig_patent_app_number] => 12509121
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/509121 | Arithmetic logic unit for use within a flight control system | Jul 23, 2009 | Issued |
Array
(
[id] => 9348028
[patent_doc_number] => 08667190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-04
[patent_title] => 'Signal processing system, integrated circuit comprising buffer control logic and method therefor'
[patent_app_type] => utility
[patent_app_number] => 13/384835
[patent_app_country] => US
[patent_app_date] => 2009-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5913
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13384835
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/384835 | Signal processing system, integrated circuit comprising buffer control logic and method therefor | Jul 19, 2009 | Issued |