Search

Natasha W Cosme

Examiner (ID: 3644, Phone: (571)270-7225 , Office: P/2465 )

Most Active Art Unit
2465
Art Unit(s)
2617, 2645, 2641, 2465
Total Applications
655
Issued Applications
483
Pending Applications
56
Abandoned Applications
116

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 7651389 [patent_doc_number] => 20110300658 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-08 [patent_title] => 'METHODS OF CREATING A MICRO ELECTRO-MECHANICAL SYSTEMS ACCELEROMETER USING A SINGLE DOUBLE SILICON-ON-INSULATOR WAFER' [patent_app_type] => utility [patent_app_number] => 12/795367 [patent_app_country] => US [patent_app_date] => 2010-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 1442 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0300/20110300658.pdf [firstpage_image] =>[orig_patent_app_number] => 12795367 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/795367
Methods of creating a micro electro-mechanical systems accelerometer using a single double silicon-on-insulator wafer Jun 6, 2010 Issued
Array ( [id] => 6264179 [patent_doc_number] => 20100252886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-07 [patent_title] => 'FIN STRUCTURES AND METHODS OF FABRICATING FIN STRUCTURES' [patent_app_type] => utility [patent_app_number] => 12/795495 [patent_app_country] => US [patent_app_date] => 2010-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4701 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0252/20100252886.pdf [firstpage_image] =>[orig_patent_app_number] => 12795495 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/795495
Fin structures and methods of fabricating fin structures Jun 6, 2010 Issued
Array ( [id] => 6345381 [patent_doc_number] => 20100248441 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-30 [patent_title] => 'MULTI-BIT HIGH-DENSITY MEMORY DEVICE AND ARCHITECTURE AND METHOD OF FABRICATING MULTI-BIT HIGH-DENSITY MEMORY DEVICES' [patent_app_type] => utility [patent_app_number] => 12/794826 [patent_app_country] => US [patent_app_date] => 2010-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6446 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0248/20100248441.pdf [firstpage_image] =>[orig_patent_app_number] => 12794826 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/794826
Method of forming multi-high-density memory devices and architectures Jun 6, 2010 Issued
Array ( [id] => 6070762 [patent_doc_number] => 20110045613 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND EXPOSURE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/793347 [patent_app_country] => US [patent_app_date] => 2010-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5262 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20110045613.pdf [firstpage_image] =>[orig_patent_app_number] => 12793347 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/793347
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND EXPOSURE DEVICE Jun 2, 2010 Abandoned
Array ( [id] => 6624179 [patent_doc_number] => 20100311198 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-09 [patent_title] => 'FRAME ASSEMBLY EXTENDING DONOR FILM, METHOD OF MANUFACTURING DONOR FILM USED IN LASER INDUCED THERMAL IMAGING(LITI), AND METHOD OF MANUFACTURING ORGANIC LIGHT EMITTING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/789867 [patent_app_country] => US [patent_app_date] => 2010-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5868 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0311/20100311198.pdf [firstpage_image] =>[orig_patent_app_number] => 12789867 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/789867
Frame assembly extending donor film, method of manufacturing donor film used in laser induced thermal imaging(LITI), and method of manufacturing organic light emitting device May 27, 2010 Issued
Array ( [id] => 9074265 [patent_doc_number] => 08551842 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-08 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/801208 [patent_app_country] => US [patent_app_date] => 2010-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 3559 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12801208 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/801208
Method of manufacturing semiconductor device May 26, 2010 Issued
Array ( [id] => 8398338 [patent_doc_number] => 08268712 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Method of forming metal gate structure and method of forming metal gate transistor' [patent_app_type] => utility [patent_app_number] => 12/788408 [patent_app_country] => US [patent_app_date] => 2010-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4836 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12788408 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/788408
Method of forming metal gate structure and method of forming metal gate transistor May 26, 2010 Issued
Array ( [id] => 6397230 [patent_doc_number] => 20100304529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/787757 [patent_app_country] => US [patent_app_date] => 2010-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 26239 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0304/20100304529.pdf [firstpage_image] =>[orig_patent_app_number] => 12787757 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/787757
Semiconductor device and manufacturing method thereof May 25, 2010 Issued
Array ( [id] => 9627000 [patent_doc_number] => 08796684 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-05 [patent_title] => 'Lithographic method and arrangement' [patent_app_type] => utility [patent_app_number] => 12/786857 [patent_app_country] => US [patent_app_date] => 2010-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 9830 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12786857 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/786857
Lithographic method and arrangement May 24, 2010 Issued
Array ( [id] => 9250369 [patent_doc_number] => 08614147 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-24 [patent_title] => 'Method of manufacturing a semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/801127 [patent_app_country] => US [patent_app_date] => 2010-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 11077 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12801127 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/801127
Method of manufacturing a semiconductor device May 23, 2010 Issued
Array ( [id] => 8351932 [patent_doc_number] => 08247261 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-21 [patent_title] => 'Thin substrate fabrication using stress-induced substrate spalling' [patent_app_type] => utility [patent_app_number] => 12/784688 [patent_app_country] => US [patent_app_date] => 2010-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6003 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12784688 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/784688
Thin substrate fabrication using stress-induced substrate spalling May 20, 2010 Issued
Array ( [id] => 9324093 [patent_doc_number] => 08659119 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-25 [patent_title] => 'Electronic components on trenched substrates and method of forming same' [patent_app_type] => utility [patent_app_number] => 12/783787 [patent_app_country] => US [patent_app_date] => 2010-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 1670 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12783787 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/783787
Electronic components on trenched substrates and method of forming same May 19, 2010 Issued
Array ( [id] => 6624512 [patent_doc_number] => 20100311224 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-09 [patent_title] => 'MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/782097 [patent_app_country] => US [patent_app_date] => 2010-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4059 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0311/20100311224.pdf [firstpage_image] =>[orig_patent_app_number] => 12782097 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/782097
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE May 17, 2010 Abandoned
Array ( [id] => 6212985 [patent_doc_number] => 20110136285 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'METHOD FOR MANUFACTURING STACKED FILM AND SOLAR CELL' [patent_app_type] => utility [patent_app_number] => 12/779478 [patent_app_country] => US [patent_app_date] => 2010-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6435 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20110136285.pdf [firstpage_image] =>[orig_patent_app_number] => 12779478 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/779478
METHOD FOR MANUFACTURING STACKED FILM AND SOLAR CELL May 12, 2010 Abandoned
Array ( [id] => 6383990 [patent_doc_number] => 20100317132 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-16 [patent_title] => 'Printed Assemblies of Ultrathin, Microscale Inorganic Light Emitting Diodes for Deformable and Semitransparent Displays' [patent_app_type] => utility [patent_app_number] => 12/778588 [patent_app_country] => US [patent_app_date] => 2010-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 92 [patent_figures_cnt] => 92 [patent_no_of_words] => 39796 [patent_no_of_claims] => 154 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0317/20100317132.pdf [firstpage_image] =>[orig_patent_app_number] => 12778588 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/778588
Printed assemblies of ultrathin, microscale inorganic light emitting diodes for deformable and semitransparent displays May 11, 2010 Issued
Array ( [id] => 8446215 [patent_doc_number] => 08288267 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-16 [patent_title] => 'Method for making an electric interconnection between two conducting layers' [patent_app_type] => utility [patent_app_number] => 12/775717 [patent_app_country] => US [patent_app_date] => 2010-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3854 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12775717 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/775717
Method for making an electric interconnection between two conducting layers May 6, 2010 Issued
Array ( [id] => 7561335 [patent_doc_number] => 20110275168 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-10 [patent_title] => 'SINGLE STEP CMP FOR POLISHING THREE OR MORE LAYER FILM STACKS' [patent_app_type] => utility [patent_app_number] => 12/776057 [patent_app_country] => US [patent_app_date] => 2010-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3161 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20110275168.pdf [firstpage_image] =>[orig_patent_app_number] => 12776057 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/776057
Single step CMP for polishing three or more layer film stacks May 6, 2010 Issued
Array ( [id] => 8457896 [patent_doc_number] => 08293563 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-23 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/775037 [patent_app_country] => US [patent_app_date] => 2010-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 5021 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12775037 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/775037
Method for manufacturing semiconductor device May 5, 2010 Issued
Array ( [id] => 7573660 [patent_doc_number] => 20110269316 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-03 [patent_title] => 'Wafer Support Ring' [patent_app_type] => utility [patent_app_number] => 12/772627 [patent_app_country] => US [patent_app_date] => 2010-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3236 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0269/20110269316.pdf [firstpage_image] =>[orig_patent_app_number] => 12772627 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/772627
Wafer support ring May 2, 2010 Issued
Array ( [id] => 6176269 [patent_doc_number] => 20110177643 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-21 [patent_title] => 'FABRICATION METHOD OF PACKAGE STRUCTURE HAVING MEMS ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/769087 [patent_app_country] => US [patent_app_date] => 2010-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4862 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0177/20110177643.pdf [firstpage_image] =>[orig_patent_app_number] => 12769087 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/769087
Fabrication method of package structure having MEMS element Apr 27, 2010 Issued
Menu