Nathan Erb

Array ( [id] => 3665027 [patent_doc_number] => 05656840 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-12 [patent_title] => 'Single bit erase flash EEPROM' [patent_app_type] => 1 [patent_app_number] => 8/429654 [patent_app_country] => US [patent_app_date] => 1995-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 4920 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/656/05656840.pdf [firstpage_image] =>[orig_patent_app_number] => 429654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845090 [patent_doc_number] => 05744818 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Insulated gate field effect semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/428842 [patent_app_country] => US [patent_app_date] => 1995-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4386 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/744/05744818.pdf [firstpage_image] =>[orig_patent_app_number] => 428842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3554303 [patent_doc_number] => 05572049 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Multi-layer collector heterojunction transistor' [patent_app_type] => 1 [patent_app_number] => 8/422110 [patent_app_country] => US [patent_app_date] => 1995-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4627 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572049.pdf [firstpage_image] =>[orig_patent_app_number] => 422110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3699046 [patent_doc_number] => 05619044 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Semiconductor device formed with seed crystals on a layer thereof' [patent_app_type] => 1 [patent_app_number] => 8/421910 [patent_app_country] => US [patent_app_date] => 1995-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 47 [patent_no_of_words] => 13598 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619044.pdf [firstpage_image] =>[orig_patent_app_number] => 421910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3595779 [patent_doc_number] => 05521403 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Field-effect transistor having a graded contact layer' [patent_app_type] => 1 [patent_app_number] => 8/417894 [patent_app_country] => US [patent_app_date] => 1995-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3120 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/521/05521403.pdf [firstpage_image] =>[orig_patent_app_number] => 417894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3774208 [patent_doc_number] => 05734183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Heterojunction bipolar transistor structure' [patent_app_type] => 1 [patent_app_number] => 8/412847 [patent_app_country] => US [patent_app_date] => 1995-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 11176 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734183.pdf [firstpage_image] =>[orig_patent_app_number] => 412847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3671981 [patent_doc_number] => 05600169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Minimum charge FET fabricated on an ultrathin silicon on sapphire wafer' [patent_app_type] => 1 [patent_app_number] => 8/408034 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9025 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600169.pdf [firstpage_image] =>[orig_patent_app_number] => 408034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3694204 [patent_doc_number] => 05604368 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'Self-aligned double-gate MOSFET by selective lateral epitaxy' [patent_app_type] => 1 [patent_app_number] => 8/407175 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1748 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604368.pdf [firstpage_image] =>[orig_patent_app_number] => 407175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3692007 [patent_doc_number] => 05644150 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Insulated gate thyristor' [patent_app_type] => 1 [patent_app_number] => 8/406184 [patent_app_country] => US [patent_app_date] => 1995-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3602 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644150.pdf [firstpage_image] =>[orig_patent_app_number] => 406184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3698412 [patent_doc_number] => 05661318 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-26 [patent_title] => 'Junction type field-effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/395802 [patent_app_country] => US [patent_app_date] => 1995-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 28 [patent_no_of_words] => 6692 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/661/05661318.pdf [firstpage_image] =>[orig_patent_app_number] => 395802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3521605 [patent_doc_number] => 05506438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-09 [patent_title] => 'Semiconductor device with two different threshold voltages' [patent_app_type] => 1 [patent_app_number] => 8/387434 [patent_app_country] => US [patent_app_date] => 1995-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 3111 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/506/05506438.pdf [firstpage_image] =>[orig_patent_app_number] => 387434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3520390 [patent_doc_number] => 05486710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-23 [patent_title] => 'Field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/385089 [patent_app_country] => US [patent_app_date] => 1995-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 54 [patent_no_of_words] => 7081 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/486/05486710.pdf [firstpage_image] =>[orig_patent_app_number] => 385089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009603 [patent_doc_number] => 06005282 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Integrated circuit with complementary isolated bipolar transistors' [patent_app_type] => 1 [patent_app_number] => 8/373982 [patent_app_country] => US [patent_app_date] => 1995-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 2450 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005282.pdf [firstpage_image] =>[orig_patent_app_number] => 373982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3652032 [patent_doc_number] => 05629552 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Stable high voltage semiconductor device structure' [patent_app_type] => 1 [patent_app_number] => 8/332526 [patent_app_country] => US [patent_app_date] => 1995-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 5252 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629552.pdf [firstpage_image] =>[orig_patent_app_number] => 332526 [rel_patent_id] =>[rel_patent_doc_number] =>)