Nathan Erb

Array ( [id] => 63772 [patent_doc_number] => 07759230 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-20 [patent_title] => 'System for providing a continuous motion sequential lateral solidification for reducing or eliminating artifacts in overlap regions, and a mask for facilitating such artifact reduction/elimination' [patent_app_type] => utility [patent_app_number] => 11/370000 [patent_app_country] => US [patent_app_date] => 2006-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5247 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/759/07759230.pdf [firstpage_image] =>[orig_patent_app_number] => 11370000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7162142 [patent_doc_number] => 20040075827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Method and apparatus for measuring the refractive index of at least two samples' [patent_app_type] => new [patent_app_number] => 10/274588 [patent_app_country] => US [patent_app_date] => 2002-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3121 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20040075827.pdf [firstpage_image] =>[orig_patent_app_number] => 10274588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6738214 [patent_doc_number] => 20030155582 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-21 [patent_title] => 'Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures' [patent_app_type] => new [patent_app_number] => 10/079472 [patent_app_country] => US [patent_app_date] => 2002-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2847 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20030155582.pdf [firstpage_image] =>[orig_patent_app_number] => 10079472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4190318 [patent_doc_number] => 06160279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Method for producing a semiconductor device including doping with a catalyst that is a group IV element' [patent_app_type] => 1 [patent_app_number] => 9/122664 [patent_app_country] => US [patent_app_date] => 1998-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 8297 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160279.pdf [firstpage_image] =>[orig_patent_app_number] => 122664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4131142 [patent_doc_number] => 06146956 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'PNP lateral bipolar electronic device and corresponding manufacturing process' [patent_app_type] => 1 [patent_app_number] => 9/087397 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2302 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/146/06146956.pdf [firstpage_image] =>[orig_patent_app_number] => 087397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293560 [patent_doc_number] => 06184060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Integrated circuits and methods for their fabrication' [patent_app_type] => 1 [patent_app_number] => 9/083927 [patent_app_country] => US [patent_app_date] => 1998-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 22 [patent_no_of_words] => 5213 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/184/06184060.pdf [firstpage_image] =>[orig_patent_app_number] => 083927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3929385 [patent_doc_number] => 05945714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Lateral silicon-controlled rectifier for electrostatic discharge protection' [patent_app_type] => 1 [patent_app_number] => 9/055616 [patent_app_country] => US [patent_app_date] => 1998-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2182 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/945/05945714.pdf [firstpage_image] =>[orig_patent_app_number] => 055616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4190183 [patent_doc_number] => 06160270 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Performance matrix, method of making an active matrix displays incorporating an improved TFT' [patent_app_type] => 1 [patent_app_number] => 9/013501 [patent_app_country] => US [patent_app_date] => 1998-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 42 [patent_no_of_words] => 6778 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160270.pdf [firstpage_image] =>[orig_patent_app_number] => 013501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998900 [patent_doc_number] => 05920087 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Lateral IGBT' [patent_app_type] => 1 [patent_app_number] => 8/970103 [patent_app_country] => US [patent_app_date] => 1997-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 7396 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/920/05920087.pdf [firstpage_image] =>[orig_patent_app_number] => 970103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3931964 [patent_doc_number] => 05952706 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Semiconductor integrated circuit having a lateral bipolar transistor compatible with deep sub-micron CMOS processing' [patent_app_type] => 1 [patent_app_number] => 8/960298 [patent_app_country] => US [patent_app_date] => 1997-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 5542 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/952/05952706.pdf [firstpage_image] =>[orig_patent_app_number] => 960298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4048925 [patent_doc_number] => 05874767 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-23 [patent_title] => 'Semiconductor device including a lateral power device' [patent_app_type] => 1 [patent_app_number] => 8/954564 [patent_app_country] => US [patent_app_date] => 1997-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 7347 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/874/05874767.pdf [firstpage_image] =>[orig_patent_app_number] => 954564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4246653 [patent_doc_number] => 06221701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Insulated gate field effect transistor and its manufacturing method' [patent_app_type] => 1 [patent_app_number] => 8/947731 [patent_app_country] => US [patent_app_date] => 1997-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4841 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/221/06221701.pdf [firstpage_image] =>[orig_patent_app_number] => 947731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4038591 [patent_doc_number] => 05942782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Electrostatic protection component' [patent_app_type] => 1 [patent_app_number] => 8/932540 [patent_app_country] => US [patent_app_date] => 1997-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 2446 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/942/05942782.pdf [firstpage_image] =>[orig_patent_app_number] => 932540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4017096 [patent_doc_number] => 05962898 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Field-effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/927989 [patent_app_country] => US [patent_app_date] => 1997-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2059 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/962/05962898.pdf [firstpage_image] =>[orig_patent_app_number] => 927989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943389 [patent_doc_number] => 05872382 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Low junction leakage mosfets with particular sidewall spacer structure' [patent_app_type] => 1 [patent_app_number] => 8/908125 [patent_app_country] => US [patent_app_date] => 1997-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2487 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872382.pdf [firstpage_image] =>[orig_patent_app_number] => 908125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3980486 [patent_doc_number] => 05905288 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Output ESD protection with high-current-triggered lateral SCR' [patent_app_type] => 1 [patent_app_number] => 8/907802 [patent_app_country] => US [patent_app_date] => 1997-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 6698 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905288.pdf [firstpage_image] =>[orig_patent_app_number] => 907802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3954598 [patent_doc_number] => 05955767 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Semiconductor device with self-aligned insulator' [patent_app_type] => 1 [patent_app_number] => 8/907452 [patent_app_country] => US [patent_app_date] => 1997-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3953 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/955/05955767.pdf [firstpage_image] =>[orig_patent_app_number] => 907452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3879053 [patent_doc_number] => 05763920 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Semiconductor integrated circuit having bipolar and MOS transistors formed on a single semiconductor substrate' [patent_app_type] => 1 [patent_app_number] => 8/906652 [patent_app_country] => US [patent_app_date] => 1997-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4034 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/763/05763920.pdf [firstpage_image] =>[orig_patent_app_number] => 906652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4102817 [patent_doc_number] => 06049095 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-11 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/895982 [patent_app_country] => US [patent_app_date] => 1997-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 29 [patent_no_of_words] => 7890 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/049/06049095.pdf [firstpage_image] =>[orig_patent_app_number] => 895982 [rel_patent_id] =>[rel_patent_doc_number] =>)