Nathan Erb

Array ( [id] => 3929317 [patent_doc_number] => 05945710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Semiconductor device with doped contact impurity regions having particular doping levels' [patent_app_type] => 1 [patent_app_number] => 8/711660 [patent_app_country] => US [patent_app_date] => 1996-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 23 [patent_no_of_words] => 5162 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/945/05945710.pdf [firstpage_image] =>[orig_patent_app_number] => 711660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812113 [patent_doc_number] => 05831293 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Semiconductor thyristor switching device and power converter using same' [patent_app_type] => 1 [patent_app_number] => 8/709451 [patent_app_country] => US [patent_app_date] => 1996-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 66 [patent_no_of_words] => 12108 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831293.pdf [firstpage_image] =>[orig_patent_app_number] => 709451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836589 [patent_doc_number] => 05712498 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-27 [patent_title] => 'Charge modulation device' [patent_app_type] => 1 [patent_app_number] => 8/703070 [patent_app_country] => US [patent_app_date] => 1996-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 4923 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/712/05712498.pdf [firstpage_image] =>[orig_patent_app_number] => 703070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775780 [patent_doc_number] => 05773853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Compound semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/701666 [patent_app_country] => US [patent_app_date] => 1996-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5728 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/773/05773853.pdf [firstpage_image] =>[orig_patent_app_number] => 701666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3829997 [patent_doc_number] => 05731603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Lateral IGBT' [patent_app_type] => 1 [patent_app_number] => 8/701500 [patent_app_country] => US [patent_app_date] => 1996-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 7401 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 279 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/731/05731603.pdf [firstpage_image] =>[orig_patent_app_number] => 701500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067714 [patent_doc_number] => 05895952 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Trench MOSFET with multi-resistivity drain to provide low on-resistance' [patent_app_type] => 1 [patent_app_number] => 8/701035 [patent_app_country] => US [patent_app_date] => 1996-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 36 [patent_no_of_words] => 6699 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/895/05895952.pdf [firstpage_image] =>[orig_patent_app_number] => 701035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3748103 [patent_doc_number] => 05801424 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'MOSFET with reduced leakage current' [patent_app_type] => 1 [patent_app_number] => 8/690596 [patent_app_country] => US [patent_app_date] => 1996-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 2863 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/801/05801424.pdf [firstpage_image] =>[orig_patent_app_number] => 690596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830022 [patent_doc_number] => 05731605 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Turn-off power semiconductor component with a particular ballast resistor structure' [patent_app_type] => 1 [patent_app_number] => 8/682702 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4769 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/731/05731605.pdf [firstpage_image] =>[orig_patent_app_number] => 682702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4080286 [patent_doc_number] => 05965921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-12 [patent_title] => 'High voltage inverter circuit' [patent_app_type] => 1 [patent_app_number] => 8/680346 [patent_app_country] => US [patent_app_date] => 1996-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 28 [patent_no_of_words] => 8408 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/965/05965921.pdf [firstpage_image] =>[orig_patent_app_number] => 680346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775765 [patent_doc_number] => 05773852 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Shorted anode lateral insulated gate bipolar transistor' [patent_app_type] => 1 [patent_app_number] => 8/679564 [patent_app_country] => US [patent_app_date] => 1996-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4812 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 391 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/773/05773852.pdf [firstpage_image] =>[orig_patent_app_number] => 679564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3799623 [patent_doc_number] => 05780912 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Asymmetric low power MOS devices' [patent_app_type] => 1 [patent_app_number] => 8/675804 [patent_app_country] => US [patent_app_date] => 1996-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 9425 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/780/05780912.pdf [firstpage_image] =>[orig_patent_app_number] => 675804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019825 [patent_doc_number] => 05880500 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Semiconductor device and process and apparatus of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/675595 [patent_app_country] => US [patent_app_date] => 1996-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 30 [patent_no_of_words] => 17046 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880500.pdf [firstpage_image] =>[orig_patent_app_number] => 675595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3732435 [patent_doc_number] => 05652454 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-29 [patent_title] => 'Semiconductor device on an SOI substrate' [patent_app_type] => 1 [patent_app_number] => 8/675510 [patent_app_country] => US [patent_app_date] => 1996-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 90 [patent_no_of_words] => 12128 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/652/05652454.pdf [firstpage_image] =>[orig_patent_app_number] => 675510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943515 [patent_doc_number] => 05872391 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Bipolar junction transistors having an increased safe operating area' [patent_app_type] => 1 [patent_app_number] => 8/674092 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2720 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872391.pdf [firstpage_image] =>[orig_patent_app_number] => 674092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3820836 [patent_doc_number] => 05789802 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Dopant profile spreading for arsenic source/drain' [patent_app_type] => 1 [patent_app_number] => 8/667570 [patent_app_country] => US [patent_app_date] => 1996-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4111 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789802.pdf [firstpage_image] =>[orig_patent_app_number] => 667570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998914 [patent_doc_number] => 05920088 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Vertical MISFET devices' [patent_app_type] => 1 [patent_app_number] => 8/664765 [patent_app_country] => US [patent_app_date] => 1996-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 44 [patent_no_of_words] => 15416 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/920/05920088.pdf [firstpage_image] =>[orig_patent_app_number] => 664765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3844815 [patent_doc_number] => 05847416 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Phototrigger thyristor' [patent_app_type] => 1 [patent_app_number] => 8/650996 [patent_app_country] => US [patent_app_date] => 1996-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 2897 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/847/05847416.pdf [firstpage_image] =>[orig_patent_app_number] => 650996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3698527 [patent_doc_number] => 05650649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-22 [patent_title] => 'Floating gate type field effect transistor having control gate applied with pulses for evacuating carriers from p-type semiconductor floating gate' [patent_app_type] => 1 [patent_app_number] => 8/650049 [patent_app_country] => US [patent_app_date] => 1996-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 4024 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/650/05650649.pdf [firstpage_image] =>[orig_patent_app_number] => 650049 [rel_patent_id] =>[rel_patent_doc_number] =>)