Nathan Erb

Array ( [id] => 3797512 [patent_doc_number] => 05726476 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-10 [patent_title] => 'Semiconductor device having a particular CMOS structure' [patent_app_type] => 1 [patent_app_number] => 8/598551 [patent_app_country] => US [patent_app_date] => 1996-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 1933 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/726/05726476.pdf [firstpage_image] =>[orig_patent_app_number] => 598551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3710515 [patent_doc_number] => 05654564 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'Interconnect structure with programmable IC for interconnecting electronic components, including circuitry for controlling programmable IC' [patent_app_type] => 1 [patent_app_number] => 8/594929 [patent_app_country] => US [patent_app_date] => 1996-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7517 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/654/05654564.pdf [firstpage_image] =>[orig_patent_app_number] => 594929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3781870 [patent_doc_number] => 05818074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Smooth switching thyristor' [patent_app_type] => 1 [patent_app_number] => 8/594994 [patent_app_country] => US [patent_app_date] => 1996-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 27 [patent_no_of_words] => 10003 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818074.pdf [firstpage_image] =>[orig_patent_app_number] => 594994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3733114 [patent_doc_number] => 05670819 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Semiconductor device with pad electrode' [patent_app_type] => 1 [patent_app_number] => 8/589572 [patent_app_country] => US [patent_app_date] => 1996-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3010 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/670/05670819.pdf [firstpage_image] =>[orig_patent_app_number] => 589572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3653056 [patent_doc_number] => 05640026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-17 [patent_title] => 'Compound semiconductor device including implanted isolation regions' [patent_app_type] => 1 [patent_app_number] => 8/584234 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 5006 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/640/05640026.pdf [firstpage_image] =>[orig_patent_app_number] => 584234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830178 [patent_doc_number] => 05731617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Semiconductor device having bipolar transistor and field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/581887 [patent_app_country] => US [patent_app_date] => 1996-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 45 [patent_no_of_words] => 10391 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/731/05731617.pdf [firstpage_image] =>[orig_patent_app_number] => 581887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3534104 [patent_doc_number] => 05583355 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Self-aligned FET having etched ohmic contacts' [patent_app_type] => 1 [patent_app_number] => 8/571632 [patent_app_country] => US [patent_app_date] => 1995-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3075 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/583/05583355.pdf [firstpage_image] =>[orig_patent_app_number] => 571632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3698420 [patent_doc_number] => 05679963 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-21 [patent_title] => 'Semiconductor tunnel junction with enhancement layer' [patent_app_type] => 1 [patent_app_number] => 8/567678 [patent_app_country] => US [patent_app_date] => 1995-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2573 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/679/05679963.pdf [firstpage_image] =>[orig_patent_app_number] => 567678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812140 [patent_doc_number] => 05831295 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Current confinement via defect generator and hetero-interface interaction' [patent_app_type] => 1 [patent_app_number] => 8/566388 [patent_app_country] => US [patent_app_date] => 1995-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2086 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831295.pdf [firstpage_image] =>[orig_patent_app_number] => 566388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4056973 [patent_doc_number] => 05932889 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Semiconductor device with floating quantum box' [patent_app_type] => 1 [patent_app_number] => 8/561124 [patent_app_country] => US [patent_app_date] => 1995-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 21 [patent_no_of_words] => 8124 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/932/05932889.pdf [firstpage_image] =>[orig_patent_app_number] => 561124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3885369 [patent_doc_number] => 05798538 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'IGBT with integrated control' [patent_app_type] => 1 [patent_app_number] => 8/560328 [patent_app_country] => US [patent_app_date] => 1995-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 4249 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/798/05798538.pdf [firstpage_image] =>[orig_patent_app_number] => 560328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3662248 [patent_doc_number] => 05627401 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Bipolar transistor operating method with base charge controlled by back gate bias' [patent_app_type] => 1 [patent_app_number] => 8/559504 [patent_app_country] => US [patent_app_date] => 1995-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2600 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627401.pdf [firstpage_image] =>[orig_patent_app_number] => 559504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3903578 [patent_doc_number] => 05751027 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Field effect semiconductor device with a low-noise drift layer and a high-power drift layer' [patent_app_type] => 1 [patent_app_number] => 8/555846 [patent_app_country] => US [patent_app_date] => 1995-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5257 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751027.pdf [firstpage_image] =>[orig_patent_app_number] => 555846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780011 [patent_doc_number] => 05757038 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Self-aligned dual gate MOSFET with an ultranarrow channel' [patent_app_type] => 1 [patent_app_number] => 8/554558 [patent_app_country] => US [patent_app_date] => 1995-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2510 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757038.pdf [firstpage_image] =>[orig_patent_app_number] => 554558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3903880 [patent_doc_number] => 05751048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Semiconductor device having a contact window structure' [patent_app_type] => 1 [patent_app_number] => 8/553038 [patent_app_country] => US [patent_app_date] => 1995-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 1952 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751048.pdf [firstpage_image] =>[orig_patent_app_number] => 553038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3665981 [patent_doc_number] => 05648668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'High breakdown voltage field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/550627 [patent_app_country] => US [patent_app_date] => 1995-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 59 [patent_no_of_words] => 19310 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 430 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/648/05648668.pdf [firstpage_image] =>[orig_patent_app_number] => 550627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3732844 [patent_doc_number] => 05703390 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-30 [patent_title] => 'Semiconductor device having four power MOSFETs constituting H bridge circuit' [patent_app_type] => 1 [patent_app_number] => 8/550863 [patent_app_country] => US [patent_app_date] => 1995-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 7558 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/703/05703390.pdf [firstpage_image] =>[orig_patent_app_number] => 550863 [rel_patent_id] =>[rel_patent_doc_number] =>)