Nathan K. Kelley

Array ( [id] => 3705653 [patent_doc_number] => 05646425 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-08 [patent_title] => 'Supersaturated rare earth doped semiconductor layers by chemical vapor deposition' [patent_app_type] => 1 [patent_app_number] => 8/468367 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4092 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/646/05646425.pdf [firstpage_image] =>[orig_patent_app_number] => 468367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3663186 [patent_doc_number] => 05592020 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Semiconductor device with smaller package having leads with alternating offset projections' [patent_app_type] => 1 [patent_app_number] => 8/462564 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 33 [patent_no_of_words] => 7190 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592020.pdf [firstpage_image] =>[orig_patent_app_number] => 462564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3666618 [patent_doc_number] => 05625212 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Semiconductor memory device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/445925 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 6339 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625212.pdf [firstpage_image] =>[orig_patent_app_number] => 445925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3651720 [patent_doc_number] => 05629530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Semiconductor device having an organic semiconductor material' [patent_app_type] => 1 [patent_app_number] => 8/442247 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3902 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629530.pdf [firstpage_image] =>[orig_patent_app_number] => 442247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3686770 [patent_doc_number] => 05633523 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-27 [patent_title] => 'Complementary mis semiconductor device of dual gate structure having a silicide layer including a thinned portion' [patent_app_type] => 1 [patent_app_number] => 8/429825 [patent_app_country] => US [patent_app_date] => 1995-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 4598 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/633/05633523.pdf [firstpage_image] =>[orig_patent_app_number] => 429825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3847441 [patent_doc_number] => 05708302 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-13 [patent_title] => 'Bottom electrode structure for dielectric capacitors' [patent_app_type] => 1 [patent_app_number] => 8/427897 [patent_app_country] => US [patent_app_date] => 1995-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 11877 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/708/05708302.pdf [firstpage_image] =>[orig_patent_app_number] => 427897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3654451 [patent_doc_number] => 05606202 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Planarized gate conductor on substrates with above-surface isolation' [patent_app_type] => 1 [patent_app_number] => 8/428387 [patent_app_country] => US [patent_app_date] => 1995-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2020 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606202.pdf [firstpage_image] =>[orig_patent_app_number] => 428387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3592796 [patent_doc_number] => 05517054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'N-InP Schottky diode structure and a method of making the same' [patent_app_type] => 1 [patent_app_number] => 8/426643 [patent_app_country] => US [patent_app_date] => 1995-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 2547 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517054.pdf [firstpage_image] =>[orig_patent_app_number] => 426643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3694401 [patent_doc_number] => 05604381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'Semiconductor device and method of manufacturing without undercutting conductive lines' [patent_app_type] => 1 [patent_app_number] => 8/423497 [patent_app_country] => US [patent_app_date] => 1995-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3861 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604381.pdf [firstpage_image] =>[orig_patent_app_number] => 423497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943287 [patent_doc_number] => 05872375 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Semiconductor device including a pair of field effect transistors formed in a depression' [patent_app_type] => 1 [patent_app_number] => 8/424193 [patent_app_country] => US [patent_app_date] => 1995-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 4088 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 333 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872375.pdf [firstpage_image] =>[orig_patent_app_number] => 424193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3735049 [patent_doc_number] => 05635752 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'Semiconductor device having source and drain regions which include horizontally extending secondary defect layers' [patent_app_type] => 1 [patent_app_number] => 8/397521 [patent_app_country] => US [patent_app_date] => 1995-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 3404 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/635/05635752.pdf [firstpage_image] =>[orig_patent_app_number] => 397521 [rel_patent_id] =>[rel_patent_doc_number] =>)