Nathan Sadler

Array ( [id] => 20513354 [patent_doc_number] => 20260037455 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => APPARATUSES, METHODS, AND SYSTEMS FOR PERFORMING MODIFIED REFRESH SEQUENCE FOLLOWING SELF-REFRESH EXIT [patent_app_type] => utility [patent_app_number] => 19/269842 [patent_app_country] => US [patent_app_date] => 2025-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1078 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19269842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20474769 [patent_doc_number] => 20260016990 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-15 [patent_title] => PEAK POWER REDUCTION FOR SYSTEM PARTIAL GOOD BLOCK USAGE [patent_app_type] => utility [patent_app_number] => 19/259295 [patent_app_country] => US [patent_app_date] => 2025-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6874 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19259295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20447056 [patent_doc_number] => 20260003778 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => SYSTEMS AND METHODS FOR COMPRESSING, DECOMPRESSING, AND PROCESSING DATA FOR USE BY MACHINE LEARNING MODELS [patent_app_type] => utility [patent_app_number] => 19/228714 [patent_app_country] => US [patent_app_date] => 2025-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 13045 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19228714 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20408711 [patent_doc_number] => 20250377820 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-11 [patent_title] => COPY COMMAND AND SNAPSHOT COMMAND ASSOCIATED WITH TAGGED CAPACITY FOR A COMPUTE EXPRESS LINK (CXL) MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 19/211725 [patent_app_country] => US [patent_app_date] => 2025-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9861 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19211725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20709573 [patent_doc_number] => 20260133907 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-05-14 [patent_title] => MEMORY DEVICE AND METHOD WITH PRE-READ ACCELERATION TECHNIQUES [patent_app_type] => utility [patent_app_number] => 19/206802 [patent_app_country] => US [patent_app_date] => 2025-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6111 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -20 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19206802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20234418 [patent_doc_number] => 20250291737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-18 [patent_title] => Hierarchical Store Queue Circuit [patent_app_type] => utility [patent_app_number] => 19/175328 [patent_app_country] => US [patent_app_date] => 2025-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10115 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19175328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20446806 [patent_doc_number] => 20260003528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => TRAFFIC SCHEDULING CONTROL METHOD AND DEVICE BASED ON ZONED STORAGE DEVICE, AND STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 19/171635 [patent_app_country] => US [patent_app_date] => 2025-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6996 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19171635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20101942 [patent_doc_number] => 20250231878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-17 [patent_title] => CACHE SIZE CHANGE [patent_app_type] => utility [patent_app_number] => 19/171517 [patent_app_country] => US [patent_app_date] => 2025-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10961 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19171517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20101752 [patent_doc_number] => 20250231688 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-17 [patent_title] => METHOD OF OPERATING MEMORY SYSTEM AND MEMORY SYSTEM PERFORMING THE SAME [patent_app_type] => utility [patent_app_number] => 19/170582 [patent_app_country] => US [patent_app_date] => 2025-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6726 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19170582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20070646 [patent_doc_number] => 20250208868 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-26 [patent_title] => POWER/AREA EFFICIENT ACCELERATION OF PROCESSOR-BASED ARTIFICIAL NEURAL NETWORK COMPUTATION [patent_app_type] => utility [patent_app_number] => 19/073656 [patent_app_country] => US [patent_app_date] => 2025-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15012 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19073656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20380337 [patent_doc_number] => 20250362830 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-27 [patent_title] => MEMORY SYSTEM AND OPERATING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 19/023386 [patent_app_country] => US [patent_app_date] => 2025-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19023386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20101780 [patent_doc_number] => 20250231716 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-17 [patent_title] => COMMAND SCHEDULING FOR A MEMORY SYSTEM [patent_app_type] => utility [patent_app_number] => 19/025878 [patent_app_country] => US [patent_app_date] => 2025-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9683 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19025878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20310652 [patent_doc_number] => 20250328281 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-23 [patent_title] => MEMORY SYSTEMS AND METHODS OF OPERATING MEMORY SYSTEMS, ELECTRONIC APPARATUSES, AND COMPUTER READABLE STORAGE MEDIUMS THEREOF [patent_app_type] => utility [patent_app_number] => 19/012168 [patent_app_country] => US [patent_app_date] => 2025-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5029 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19012168 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20101930 [patent_doc_number] => 20250231866 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-17 [patent_title] => WEAR LEVELING SCHEMES BASED ON RANDOMIZED PARAMETERS [patent_app_type] => utility [patent_app_number] => 19/000372 [patent_app_country] => US [patent_app_date] => 2024-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4848 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19000372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20781664 [patent_doc_number] => 20260169860 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-06-18 [patent_title] => OPERATING SYSTEM BACKUP AND RESTORATION USING ARTIFICIAL INTELLIGENCE TECHNIQUES [patent_app_type] => utility [patent_app_number] => 18/984144 [patent_app_country] => US [patent_app_date] => 2024-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5546 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18984144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19849007 [patent_doc_number] => 20250094358 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRITE MERGING [patent_app_type] => utility [patent_app_number] => 18/966252 [patent_app_country] => US [patent_app_date] => 2024-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 95402 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18966252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20421894 [patent_doc_number] => 20250383979 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-18 [patent_title] => STORAGE CONTROLLER, STORAGE DEVICE INCLUDING THE SAME, AND OPERATING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 18/957010 [patent_app_country] => US [patent_app_date] => 2024-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6995 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18957010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20716938 [patent_doc_number] => 12632188 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-05-19 [patent_title] => Initializing memory systems [patent_app_type] => utility [patent_app_number] => 18/941954 [patent_app_country] => US [patent_app_date] => 2024-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7238 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18941954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20043277 [patent_doc_number] => 20250181499 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-05 [patent_title] => MEMORY MAPPING SYSTEM FOR REDUCING DATA RETRIEVAL COST IN STORAGE CONSISTING OF MULTIPLE MEMORIES [patent_app_type] => utility [patent_app_number] => 18/942321 [patent_app_country] => US [patent_app_date] => 2024-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -2 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18942321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20695524 [patent_doc_number] => 20260126936 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-05-07 [patent_title] => PROCESSING NAMESPACE RANGE INFORMATION BY A GLOBAL COORDINATOR [patent_app_type] => utility [patent_app_number] => 18/938523 [patent_app_country] => US [patent_app_date] => 2024-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2307 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18938523 [rel_patent_id] =>[rel_patent_doc_number] =>)