
Nathan W. Ha
Examiner (ID: 14314)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 2125 |
| Issued Applications | 1816 |
| Pending Applications | 114 |
| Abandoned Applications | 221 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19679469
[patent_doc_number] => 12191342
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Asymmetric 8-shaped inductor and corresponding switched capacitor array
[patent_app_type] => utility
[patent_app_number] => 17/544883
[patent_app_country] => US
[patent_app_date] => 2021-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5352
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17544883
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/544883 | Asymmetric 8-shaped inductor and corresponding switched capacitor array | Dec 6, 2021 | Issued |
Array
(
[id] => 18423980
[patent_doc_number] => 20230178444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/542187
[patent_app_country] => US
[patent_app_date] => 2021-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8382
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17542187
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/542187 | Semiconductor package structure | Dec 2, 2021 | Issued |
Array
(
[id] => 19720207
[patent_doc_number] => 12205750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => 3D MIS-FO hybrid for embedded inductor package structure
[patent_app_type] => utility
[patent_app_number] => 17/538131
[patent_app_country] => US
[patent_app_date] => 2021-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 34
[patent_no_of_words] => 2227
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17538131
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/538131 | 3D MIS-FO hybrid for embedded inductor package structure | Nov 29, 2021 | Issued |
Array
(
[id] => 17477470
[patent_doc_number] => 20220084974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => ELECTRONIC CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/534238
[patent_app_country] => US
[patent_app_date] => 2021-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17534238
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/534238 | Electronic circuit device | Nov 22, 2021 | Issued |
Array
(
[id] => 18579015
[patent_doc_number] => 11735555
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Manufacturing method of semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/529275
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5124
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17529275
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/529275 | Manufacturing method of semiconductor structure | Nov 17, 2021 | Issued |
Array
(
[id] => 20227310
[patent_doc_number] => 12415953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-16
[patent_title] => Photodetector element and image sensor
[patent_app_type] => utility
[patent_app_number] => 17/529268
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 9439
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17529268
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/529268 | Photodetector element and image sensor | Nov 17, 2021 | Issued |
Array
(
[id] => 17463724
[patent_doc_number] => 20220077030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => MULTI-LEAD ADAPTER
[patent_app_type] => utility
[patent_app_number] => 17/528087
[patent_app_country] => US
[patent_app_date] => 2021-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17528087
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/528087 | Multi-lead adapter | Nov 15, 2021 | Issued |
Array
(
[id] => 17463708
[patent_doc_number] => 20220077014
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => PACKAGED DEVICE WITH DIE WRAPPED BY A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/524562
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4744
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524562 | Packaged device with die wrapped by a substrate | Nov 10, 2021 | Issued |
Array
(
[id] => 18431680
[patent_doc_number] => 11676910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Embedded reference layers for semiconductor package substrates
[patent_app_type] => utility
[patent_app_number] => 17/522603
[patent_app_country] => US
[patent_app_date] => 2021-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 7430
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17522603
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/522603 | Embedded reference layers for semiconductor package substrates | Nov 8, 2021 | Issued |
Array
(
[id] => 17630656
[patent_doc_number] => 20220165671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/520461
[patent_app_country] => US
[patent_app_date] => 2021-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17520461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/520461 | Semiconductor device and method of manufacturing the same | Nov 4, 2021 | Issued |
Array
(
[id] => 18323863
[patent_doc_number] => 20230121991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => ELECTRICAL INTERCONNECT STRUCTURE USING METAL BRIDGES TO INTERCONNECT DIE
[patent_app_type] => utility
[patent_app_number] => 17/501043
[patent_app_country] => US
[patent_app_date] => 2021-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17501043
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/501043 | Electrical interconnect structure using metal bridges to interconnect die | Oct 13, 2021 | Issued |
Array
(
[id] => 17886558
[patent_doc_number] => 20220302036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/501598
[patent_app_country] => US
[patent_app_date] => 2021-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4353
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17501598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/501598 | Manufacturing method of semiconductor device | Oct 13, 2021 | Issued |
Array
(
[id] => 17403074
[patent_doc_number] => 20220045165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => CHANNEL CONDUCTION IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/499410
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7527
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499410
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499410 | Channel conduction in semiconductor devices | Oct 11, 2021 | Issued |
Array
(
[id] => 18766995
[patent_doc_number] => 11817405
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/496488
[patent_app_country] => US
[patent_app_date] => 2021-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 11045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17496488
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/496488 | Semiconductor device and method of fabricating the same | Oct 6, 2021 | Issued |
Array
(
[id] => 18280158
[patent_doc_number] => 20230095630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => LEADED WAFER CHIP SCALE PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/491394
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17491394
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/491394 | Leaded wafer chip scale packages | Sep 29, 2021 | Issued |
Array
(
[id] => 20776950
[patent_doc_number] => 12660648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Embedded glass cores in package substrates and related methods
[patent_app_type] => utility
[patent_app_number] => 17/483444
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 18
[patent_no_of_words] => 3250
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483444
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483444 | Embedded glass cores in package substrates and related methods | Sep 22, 2021 | Issued |
Array
(
[id] => 18767018
[patent_doc_number] => 11817430
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor module
[patent_app_type] => utility
[patent_app_number] => 17/480611
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 8299
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480611
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480611 | Semiconductor module | Sep 20, 2021 | Issued |
Array
(
[id] => 19765952
[patent_doc_number] => 12224253
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Magnetic inductor device and method
[patent_app_type] => utility
[patent_app_number] => 17/480064
[patent_app_country] => US
[patent_app_date] => 2021-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9819
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480064
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480064 | Magnetic inductor device and method | Sep 19, 2021 | Issued |
Array
(
[id] => 18464419
[patent_doc_number] => 11688715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Semiconductor die with multiple contact pads electrically coupled to a lead of a lead frame
[patent_app_type] => utility
[patent_app_number] => 17/479988
[patent_app_country] => US
[patent_app_date] => 2021-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 5235
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17479988
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/479988 | Semiconductor die with multiple contact pads electrically coupled to a lead of a lead frame | Sep 19, 2021 | Issued |
Array
(
[id] => 17339458
[patent_doc_number] => 20220005789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/477434
[patent_app_country] => US
[patent_app_date] => 2021-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28353
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17477434
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/477434 | Semiconductor memory device | Sep 15, 2021 | Issued |