
Nathan W. Ha
Examiner (ID: 17271)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 2122 |
| Issued Applications | 1815 |
| Pending Applications | 112 |
| Abandoned Applications | 221 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17353215
[patent_doc_number] => 11227862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/921379
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 36
[patent_no_of_words] => 12179
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921379
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921379 | Semiconductor device | Jul 5, 2020 | Issued |
Array
(
[id] => 16394566
[patent_doc_number] => 20200335507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => SEMICONDUCTOR DEVICE WHICH INCLUDES FINS AND METHOD OF MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 16/918798
[patent_app_country] => US
[patent_app_date] => 2020-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16918798
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/918798 | Semiconductor device which includes fins and method of making same | Jun 30, 2020 | Issued |
Array
(
[id] => 17319926
[patent_doc_number] => 20210408976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => MULTI-ZONE RADIO FREQUENCY TRANSISTOR AMPLIFIERS
[patent_app_type] => utility
[patent_app_number] => 16/911757
[patent_app_country] => US
[patent_app_date] => 2020-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16911757
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/911757 | Multi-zone radio frequency transistor amplifiers | Jun 24, 2020 | Issued |
Array
(
[id] => 20496923
[patent_doc_number] => 12538817
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-27
[patent_title] => Semiconductor device package and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/907059
[patent_app_country] => US
[patent_app_date] => 2020-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 43
[patent_no_of_words] => 2394
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16907059
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/907059 | Semiconductor device package and method of manufacturing the same | Jun 18, 2020 | Issued |
Array
(
[id] => 17295407
[patent_doc_number] => 20210391246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => Package and Lead Frame Design for Enhanced Creepage and Clearance
[patent_app_type] => utility
[patent_app_number] => 16/902487
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902487
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902487 | Package and lead frame design for enhanced creepage and clearance | Jun 15, 2020 | Issued |
Array
(
[id] => 18061740
[patent_doc_number] => 20220392827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => HEAT DISSIPATION STRUCTURE AND HEAT DISSIPATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/775757
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17775757
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/775757 | HEAT DISSIPATION STRUCTURE AND HEAT DISSIPATION SYSTEM | Jun 9, 2020 | Abandoned |
Array
(
[id] => 17196274
[patent_doc_number] => 11165043
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Organic electroluminescent display device and method for producing same
[patent_app_type] => utility
[patent_app_number] => 16/896706
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 16734
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896706
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896706 | Organic electroluminescent display device and method for producing same | Jun 8, 2020 | Issued |
Array
(
[id] => 17353237
[patent_doc_number] => 11227884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Solid-state imaging device and imaging apparatus
[patent_app_type] => utility
[patent_app_number] => 16/892925
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 9699
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16892925
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/892925 | Solid-state imaging device and imaging apparatus | Jun 3, 2020 | Issued |
Array
(
[id] => 16509305
[patent_doc_number] => 20200388561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => Method for Fabricating a Semiconductor Flip-Chip Package
[patent_app_type] => utility
[patent_app_number] => 16/892735
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6758
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16892735
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/892735 | Method for fabricating a semiconductor flip-chip package | Jun 3, 2020 | Issued |
Array
(
[id] => 16316305
[patent_doc_number] => 20200295043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => THREE-DIMENSIONAL DEVICE WITH BONDED STRUCTURES INCLUDING A SUPPORT DIE AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/891843
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 41764
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16891843
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/891843 | Three-dimensional device with bonded structures including a support die and methods of making the same | Jun 2, 2020 | Issued |
Array
(
[id] => 16951783
[patent_doc_number] => 20210210475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/890653
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16890653
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/890653 | Three-dimensional semiconductor memory device | Jun 1, 2020 | Issued |
Array
(
[id] => 16316452
[patent_doc_number] => 20200295190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => HIGH-VOLTAGE TRANSISTOR WITH SELF-ALIGNED ISOLATION
[patent_app_type] => utility
[patent_app_number] => 16/889610
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889610
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889610 | High-voltage transistor with self-aligned isolation | May 31, 2020 | Issued |
Array
(
[id] => 16316234
[patent_doc_number] => 20200294972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Semiconductor Device And Method For Manufacturing Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 16/884559
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16884559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/884559 | Semiconductor device and method for manufacturing semiconductor device | May 26, 2020 | Issued |
Array
(
[id] => 16469617
[patent_doc_number] => 20200371154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => SECURITY CIRCUITRY FOR BONDED STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/881621
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16881621
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/881621 | Security circuitry for bonded structures | May 21, 2020 | Issued |
Array
(
[id] => 17738021
[patent_doc_number] => 20220223483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => AN ALIGNMENT PROCESS FOR THE TRANSFER SETUP
[patent_app_type] => utility
[patent_app_number] => 17/613259
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3155
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613259 | Alignment process for the transfer setup | May 21, 2020 | Issued |
Array
(
[id] => 17232282
[patent_doc_number] => 20210358839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => NESTED INTERCONNECT STRUCTURE IN CONCENTRIC ARRANGEMENT FOR IMPROVED PACKAGE ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 16/875579
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5341
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16875579
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/875579 | Nested interconnect structure in concentric arrangement for improved package architecture | May 14, 2020 | Issued |
Array
(
[id] => 16308675
[patent_doc_number] => 10777483
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-15
[patent_title] => Method, apparatus, and assembly for thermally connecting layers
[patent_app_type] => utility
[patent_app_number] => 15/930519
[patent_app_country] => US
[patent_app_date] => 2020-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8681
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15930519
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/930519 | Method, apparatus, and assembly for thermally connecting layers | May 12, 2020 | Issued |
Array
(
[id] => 16996779
[patent_doc_number] => 20210235200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => Configurable Microphone Using Internal Clock Changing
[patent_app_type] => utility
[patent_app_number] => 16/871546
[patent_app_country] => US
[patent_app_date] => 2020-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5711
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16871546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/871546 | Configurable microphone using internal clock changing | May 10, 2020 | Issued |
Array
(
[id] => 17795611
[patent_doc_number] => 20220254703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 17/620472
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17620472
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/620472 | Semiconductor device | Apr 28, 2020 | Issued |
Array
(
[id] => 17840673
[patent_doc_number] => 20220277979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => BONDING APPARATUS, BONDING SYSTEM, AND BONDING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/594973
[patent_app_country] => US
[patent_app_date] => 2020-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17594973
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/594973 | Bonding apparatus, bonding system, and bonding method | Apr 26, 2020 | Issued |