
Nathan W. Ha
Examiner (ID: 14314)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 2125 |
| Issued Applications | 1816 |
| Pending Applications | 114 |
| Abandoned Applications | 221 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16021131
[patent_doc_number] => 20200185409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => VERTICAL MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/419204
[patent_app_country] => US
[patent_app_date] => 2019-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8987
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16419204
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/419204 | Vertical memory devices | May 21, 2019 | Issued |
Array
(
[id] => 17015090
[patent_doc_number] => 11084715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Segmented pedestal for mounting device on chip
[patent_app_type] => utility
[patent_app_number] => 16/419314
[patent_app_country] => US
[patent_app_date] => 2019-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5733
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16419314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/419314 | Segmented pedestal for mounting device on chip | May 21, 2019 | Issued |
Array
(
[id] => 15331847
[patent_doc_number] => 20200006253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => STIFFENER BUILD-UP LAYER PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/419683
[patent_app_country] => US
[patent_app_date] => 2019-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16419683
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/419683 | Stiffener build-up layer package | May 21, 2019 | Issued |
Array
(
[id] => 16471708
[patent_doc_number] => 20200373246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/419395
[patent_app_country] => US
[patent_app_date] => 2019-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7612
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16419395
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/419395 | Semiconductor device and method for manufacturing the same | May 21, 2019 | Issued |
Array
(
[id] => 14752967
[patent_doc_number] => 20190259657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => Method of Forming Trenches with Different Depths
[patent_app_type] => utility
[patent_app_number] => 16/403921
[patent_app_country] => US
[patent_app_date] => 2019-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16403921
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/403921 | Method of forming trenches with different depths | May 5, 2019 | Issued |
Array
(
[id] => 14753105
[patent_doc_number] => 20190259726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => CHIP PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/403897
[patent_app_country] => US
[patent_app_date] => 2019-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13644
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16403897
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/403897 | Chip package structure | May 5, 2019 | Issued |
Array
(
[id] => 14723397
[patent_doc_number] => 20190252762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => PACKAGE STRUCTURE, ELECTRONIC DEVICE AND METHOD OF FABRICATING PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/396769
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396769
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396769 | Package structure, electronic device and method of fabricating package structure | Apr 28, 2019 | Issued |
Array
(
[id] => 16820060
[patent_doc_number] => 11004899
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Magnetoresistive devices and methods therefor
[patent_app_type] => utility
[patent_app_number] => 16/395396
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 37
[patent_no_of_words] => 12450
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16395396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/395396 | Magnetoresistive devices and methods therefor | Apr 25, 2019 | Issued |
Array
(
[id] => 15840867
[patent_doc_number] => 20200135716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/395467
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8122
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16395467
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/395467 | Semiconductor device | Apr 25, 2019 | Issued |
Array
(
[id] => 16402339
[patent_doc_number] => 20200343197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => CHIP PACKAGE STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/395385
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6502
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16395385
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/395385 | Chip package structure and method for forming the same | Apr 25, 2019 | Issued |
Array
(
[id] => 17152473
[patent_doc_number] => 11145564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Multi-layer passivation structure and method
[patent_app_type] => utility
[patent_app_number] => 16/395435
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6475
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16395435
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/395435 | Multi-layer passivation structure and method | Apr 25, 2019 | Issued |
Array
(
[id] => 16653381
[patent_doc_number] => 10930574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/394505
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 67
[patent_no_of_words] => 18288
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16394505
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/394505 | Semiconductor device and method for manufacturing the same | Apr 24, 2019 | Issued |
Array
(
[id] => 17166176
[patent_doc_number] => 11152288
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Lead frames for semiconductor packages
[patent_app_type] => utility
[patent_app_number] => 16/394557
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3246
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16394557
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/394557 | Lead frames for semiconductor packages | Apr 24, 2019 | Issued |
Array
(
[id] => 17152493
[patent_doc_number] => 11145584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Semiconductor device, lead frame, and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/394895
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 10096
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16394895
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/394895 | Semiconductor device, lead frame, and method for manufacturing semiconductor device | Apr 24, 2019 | Issued |
Array
(
[id] => 15092963
[patent_doc_number] => 20190341293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => Gold Plating On Metal Layer For Backside Connection Access
[patent_app_type] => utility
[patent_app_number] => 16/394521
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2640
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16394521
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/394521 | Gold plating on metal layer for backside connection access | Apr 24, 2019 | Issued |
Array
(
[id] => 16402307
[patent_doc_number] => 20200343165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => MULTI-LEAD ADAPTER
[patent_app_type] => utility
[patent_app_number] => 16/394564
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4190
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16394564
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/394564 | Multi-lead adapter | Apr 24, 2019 | Issued |
Array
(
[id] => 14723967
[patent_doc_number] => 20190253047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => POWER CIRCUIT AND POWER MODULE USING MISFET HAVING CONTROL CIRCUIT DISPOSED BETWEEN GATE AND SOURCE
[patent_app_type] => utility
[patent_app_number] => 16/393095
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393095
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393095 | Power circuit and power module using MISFET having control circuit disposed between gate and source | Apr 23, 2019 | Issued |
Array
(
[id] => 14631495
[patent_doc_number] => 20190229118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => SEMICONDUCTOR DEVICE WITH MULTIPLE THRESHOLD VOLTAGE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/368827
[patent_app_country] => US
[patent_app_date] => 2019-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4111
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16368827
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/368827 | Semiconductor device with multiple threshold voltage and method of fabricating the same | Mar 27, 2019 | Issued |
Array
(
[id] => 14590405
[patent_doc_number] => 20190222811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SOLID-STATE IMAGING DEVICE AND IMAGING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/359209
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9614
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359209
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359209 | Solid-state imaging device and imaging apparatus | Mar 19, 2019 | Issued |
Array
(
[id] => 14588039
[patent_doc_number] => 20190221628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/358904
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14164
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16358904
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/358904 | Light emitting device | Mar 19, 2019 | Issued |