Navneet K. Gmahl

Array ( [id] => 5054357 [patent_doc_number] => 20070057278 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'Magnetic switching element and signal processing device using the same' [patent_app_type] => utility [patent_app_number] => 11/517559 [patent_app_country] => US [patent_app_date] => 2006-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 16614 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20070057278.pdf [firstpage_image] =>[orig_patent_app_number] => 11517559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 76659 [patent_doc_number] => 07751274 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-06 [patent_title] => 'Extended synchronized clock' [patent_app_type] => utility [patent_app_number] => 11/516165 [patent_app_country] => US [patent_app_date] => 2006-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2497 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/751/07751274.pdf [firstpage_image] =>[orig_patent_app_number] => 11516165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 585909 [patent_doc_number] => 07460413 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Memory compiler redundancy' [patent_app_type] => utility [patent_app_number] => 11/468898 [patent_app_country] => US [patent_app_date] => 2006-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 6723 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/460/07460413.pdf [firstpage_image] =>[orig_patent_app_number] => 11468898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4522106 [patent_doc_number] => 07911825 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-22 [patent_title] => 'Multi-port memory based on DRAM core' [patent_app_type] => utility [patent_app_number] => 11/512319 [patent_app_country] => US [patent_app_date] => 2006-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 147 [patent_figures_cnt] => 163 [patent_no_of_words] => 51776 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/911/07911825.pdf [firstpage_image] =>[orig_patent_app_number] => 11512319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5147300 [patent_doc_number] => 20070047354 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Semiconductor module' [patent_app_type] => utility [patent_app_number] => 11/511262 [patent_app_country] => US [patent_app_date] => 2006-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 8939 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20070047354.pdf [firstpage_image] =>[orig_patent_app_number] => 11511262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5145773 [patent_doc_number] => 20070045827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Semiconductor multi-chip package including two semiconductor memory chips having different memory densities' [patent_app_type] => utility [patent_app_number] => 11/508176 [patent_app_country] => US [patent_app_date] => 2006-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6071 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20070045827.pdf [firstpage_image] =>[orig_patent_app_number] => 11508176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5687087 [patent_doc_number] => 20060285402 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'APPARATUS AND METHODS FOR MULTI-LEVEL SENSING IN A MEMORY ARRAY' [patent_app_type] => utility [patent_app_number] => 11/464253 [patent_app_country] => US [patent_app_date] => 2006-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5872 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20060285402.pdf [firstpage_image] =>[orig_patent_app_number] => 11464253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 257359 [patent_doc_number] => 07577039 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-18 [patent_title] => 'Memory interface to bridge memory buses' [patent_app_type] => utility [patent_app_number] => 11/463822 [patent_app_country] => US [patent_app_date] => 2006-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7130 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/577/07577039.pdf [firstpage_image] =>[orig_patent_app_number] => 11463822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 275285 [patent_doc_number] => 07561455 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-14 [patent_title] => 'Memory system using single wavelength optical transmission' [patent_app_type] => utility [patent_app_number] => 11/498175 [patent_app_country] => US [patent_app_date] => 2006-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6773 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 271 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/561/07561455.pdf [firstpage_image] =>[orig_patent_app_number] => 11498175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 391197 [patent_doc_number] => 07301794 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-27 [patent_title] => 'Non-volatile memory array with simultaneous write and erase feature' [patent_app_type] => utility [patent_app_number] => 11/461939 [patent_app_country] => US [patent_app_date] => 2006-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4290 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/301/07301794.pdf [firstpage_image] =>[orig_patent_app_number] => 11461939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4655303 [patent_doc_number] => 20080024164 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'Reconfigurable programmable logic device with P-channel non-volatile memory cells' [patent_app_type] => utility [patent_app_number] => 11/496254 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1582 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20080024164.pdf [firstpage_image] =>[orig_patent_app_number] => 11496254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5152444 [patent_doc_number] => 20070035326 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-15 [patent_title] => 'MEMORY CHIP AND METHOD FOR OPERATING A MEMORY CHIP' [patent_app_type] => utility [patent_app_number] => 11/461380 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4789 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20070035326.pdf [firstpage_image] =>[orig_patent_app_number] => 11461380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 174764 [patent_doc_number] => 07660146 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-09 [patent_title] => 'Ferroelectric recording medium' [patent_app_type] => utility [patent_app_number] => 11/494505 [patent_app_country] => US [patent_app_date] => 2006-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 4507 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/660/07660146.pdf [firstpage_image] =>[orig_patent_app_number] => 11494505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 924015 [patent_doc_number] => 07319621 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-15 [patent_title] => 'Reducing DQ pin capacitance in a memory device' [patent_app_type] => utility [patent_app_number] => 11/493354 [patent_app_country] => US [patent_app_date] => 2006-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 6265 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/319/07319621.pdf [firstpage_image] =>[orig_patent_app_number] => 11493354 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5624082 [patent_doc_number] => 20060262587 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Memory module and memory system' [patent_app_type] => utility [patent_app_number] => 11/492981 [patent_app_country] => US [patent_app_date] => 2006-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 41 [patent_no_of_words] => 15531 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20060262587.pdf [firstpage_image] =>[orig_patent_app_number] => 11492981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 178993 [patent_doc_number] => 07656704 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-02 [patent_title] => 'Multi-level operation in nitride storage memory cell' [patent_app_type] => utility [patent_app_number] => 11/489475 [patent_app_country] => US [patent_app_date] => 2006-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5858 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/656/07656704.pdf [firstpage_image] =>[orig_patent_app_number] => 11489475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4993456 [patent_doc_number] => 20070008801 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'MEMORY CARD AND CONTROL CHIP CAPABLE OF SUPPORTING VARIOUS VOLTAGE SUPPLIES AND METHOD OF SUPPORTING VOLTAGES THEREOF' [patent_app_type] => utility [patent_app_number] => 11/456235 [patent_app_country] => US [patent_app_date] => 2006-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2293 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20070008801.pdf [firstpage_image] =>[orig_patent_app_number] => 11456235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5928130 [patent_doc_number] => 20060242495 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA' [patent_app_type] => utility [patent_app_number] => 11/456058 [patent_app_country] => US [patent_app_date] => 2006-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9425 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20060242495.pdf [firstpage_image] =>[orig_patent_app_number] => 11456058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5234324 [patent_doc_number] => 20070126479 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-07 [patent_title] => 'Semiconductor memory device with signal aligning circuit' [patent_app_type] => utility [patent_app_number] => 11/478092 [patent_app_country] => US [patent_app_date] => 2006-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6379 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20070126479.pdf [firstpage_image] =>[orig_patent_app_number] => 11478092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5832208 [patent_doc_number] => 20060244038 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'Split gate flash memory cell with ballistic injection' [patent_app_type] => utility [patent_app_number] => 11/477979 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3985 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20060244038.pdf [firstpage_image] =>[orig_patent_app_number] => 11477979 [rel_patent_id] =>[rel_patent_doc_number] =>)