
Nga Doan
Examiner (ID: 19180, Phone: (571)270-5356 , Office: P/2817 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2817, 2813, 4172 |
| Total Applications | 427 |
| Issued Applications | 310 |
| Pending Applications | 0 |
| Abandoned Applications | 119 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10733036
[patent_doc_number] => 20160079186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/953397
[patent_app_country] => US
[patent_app_date] => 2015-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 50
[patent_no_of_words] => 14263
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14953397
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/953397 | SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE | Nov 28, 2015 | Abandoned |
Array
(
[id] => 11585849
[patent_doc_number] => 09640501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-02
[patent_title] => 'Multilayer pillar for reduced stress interconnect and method of making same'
[patent_app_type] => utility
[patent_app_number] => 14/526665
[patent_app_country] => US
[patent_app_date] => 2014-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5039
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14526665
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/526665 | Multilayer pillar for reduced stress interconnect and method of making same | Oct 28, 2014 | Issued |
Array
(
[id] => 9861964
[patent_doc_number] => 20150041981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-12
[patent_title] => 'SEMICONDUCTOR INTERCONNECT STRUCTURE HAVING A GRAPHENE-BASED BARRIER METAL LAYER'
[patent_app_type] => utility
[patent_app_number] => 14/525886
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3800
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525886
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525886 | Semiconductor interconnect structure having a graphene-based barrier metal layer | Oct 27, 2014 | Issued |
Array
(
[id] => 9861887
[patent_doc_number] => 20150041904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-12
[patent_title] => 'BLANKET SHORT CHANNEL ROLL-UP IMPLANT WITH NON-ANGLED LONG CHANNEL COMPENSATING IMPLANT THROUGH PATTERNED OPENING'
[patent_app_type] => utility
[patent_app_number] => 14/493749
[patent_app_country] => US
[patent_app_date] => 2014-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4874
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14493749
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/493749 | Blanket short channel roll-up implant with non-angled long channel compensating implant through patterned opening | Sep 22, 2014 | Issued |
Array
(
[id] => 11818124
[patent_doc_number] => 09722089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-01
[patent_title] => 'Thin film transistor array panel and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/482413
[patent_app_country] => US
[patent_app_date] => 2014-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4662
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14482413
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/482413 | Thin film transistor array panel and manufacturing method thereof | Sep 9, 2014 | Issued |
Array
(
[id] => 10378026
[patent_doc_number] => 20150263033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'Semiconductor Device and Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 14/482285
[patent_app_country] => US
[patent_app_date] => 2014-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5272
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14482285
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/482285 | Semiconductor Device and Manufacturing Method Thereof | Sep 9, 2014 | Abandoned |
Array
(
[id] => 10472394
[patent_doc_number] => 20150357410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/482467
[patent_app_country] => US
[patent_app_date] => 2014-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4605
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14482467
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/482467 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Sep 9, 2014 | Abandoned |
Array
(
[id] => 10939479
[patent_doc_number] => 20140342501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'PACKAGE STACKS AND METHODS OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/448377
[patent_app_country] => US
[patent_app_date] => 2014-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4735
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14448377
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/448377 | PACKAGE STACKS AND METHODS OF MANUFACTURING THE SAME | Jul 30, 2014 | Abandoned |
Array
(
[id] => 10928472
[patent_doc_number] => 20140331493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'METHOD OF FABRICATING A PACKAGE SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/339158
[patent_app_country] => US
[patent_app_date] => 2014-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2193
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14339158
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/339158 | METHOD OF FABRICATING A PACKAGE SUBSTRATE | Jul 22, 2014 | Abandoned |
Array
(
[id] => 10924086
[patent_doc_number] => 20140327107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-06
[patent_title] => 'Semiconductor Device and Method of Forming Inductor Over Insulating Material Filled Trench in Substrate'
[patent_app_type] => utility
[patent_app_number] => 14/332631
[patent_app_country] => US
[patent_app_date] => 2014-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3994
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14332631
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/332631 | Semiconductor device and method of forming inductor over insulating material filled trench in substrate | Jul 15, 2014 | Issued |
Array
(
[id] => 10463878
[patent_doc_number] => 20150348893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'METHOD OF MANUFACTURING THREE-DIMENSIONAL INTEGRATED CIRCUIT COMPRISING ALUMINUM NITRIDE INTERPOSER'
[patent_app_type] => utility
[patent_app_number] => 14/289937
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2193
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289937
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289937 | METHOD OF MANUFACTURING THREE-DIMENSIONAL INTEGRATED CIRCUIT COMPRISING ALUMINUM NITRIDE INTERPOSER | May 28, 2014 | Abandoned |
Array
(
[id] => 11599741
[patent_doc_number] => 09646917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-09
[patent_title] => 'Low CTE component with wire bond interconnects'
[patent_app_type] => utility
[patent_app_number] => 14/289860
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 31
[patent_no_of_words] => 9091
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289860
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289860 | Low CTE component with wire bond interconnects | May 28, 2014 | Issued |
Array
(
[id] => 11279873
[patent_doc_number] => 09496358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Semiconductor device and fabrication method therefor'
[patent_app_type] => utility
[patent_app_number] => 14/289936
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3913
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289936
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289936 | Semiconductor device and fabrication method therefor | May 28, 2014 | Issued |
Array
(
[id] => 10463866
[patent_doc_number] => 20150348881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'Solder Coated Clip And Integrated Circuit Packaging Method'
[patent_app_type] => utility
[patent_app_number] => 14/290153
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2277
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14290153
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/290153 | Solder Coated Clip And Integrated Circuit Packaging Method | May 28, 2014 | Abandoned |
Array
(
[id] => 10652478
[patent_doc_number] => 09368747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-14
[patent_title] => 'Organic light-emitting display apparatus and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/244498
[patent_app_country] => US
[patent_app_date] => 2014-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 25
[patent_no_of_words] => 9259
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14244498
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/244498 | Organic light-emitting display apparatus and method of manufacturing the same | Apr 2, 2014 | Issued |
Array
(
[id] => 11660341
[patent_doc_number] => 09673355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-06
[patent_title] => 'Light emitting diode having electrode pads'
[patent_app_type] => utility
[patent_app_number] => 14/229693
[patent_app_country] => US
[patent_app_date] => 2014-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 7461
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14229693
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/229693 | Light emitting diode having electrode pads | Mar 27, 2014 | Issued |
Array
(
[id] => 10638342
[patent_doc_number] => 09355852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-31
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/225510
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 2615
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14225510
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/225510 | Method for manufacturing semiconductor device | Mar 25, 2014 | Issued |
Array
(
[id] => 9772005
[patent_doc_number] => 20140295667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'Method of Manufacturing Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 14/226145
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 16466
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14226145
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/226145 | Method of manufacturing semiconductor device | Mar 25, 2014 | Issued |
Array
(
[id] => 11259293
[patent_doc_number] => 09484196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Semiconductor structures including liners comprising alucone and related methods'
[patent_app_type] => utility
[patent_app_number] => 14/189323
[patent_app_country] => US
[patent_app_date] => 2014-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 7839
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14189323
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/189323 | Semiconductor structures including liners comprising alucone and related methods | Feb 24, 2014 | Issued |
Array
(
[id] => 10172148
[patent_doc_number] => 09202860
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Method for fabricating capacitor having rutile titanium oxide dielectric film'
[patent_app_type] => utility
[patent_app_number] => 14/147603
[patent_app_country] => US
[patent_app_date] => 2014-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 1956
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14147603
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/147603 | Method for fabricating capacitor having rutile titanium oxide dielectric film | Jan 5, 2014 | Issued |