Nga Doan

Array ( [id] => 6604882 [patent_doc_number] => 20100171150 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-08 [patent_title] => 'METHODS OF FABRICATING TRANSISTORS INCLUDING DIELECTRICALLY-SUPPORTED GATE ELECTRODES AND RELATED DEVICES' [patent_app_type] => utility [patent_app_number] => 12/724656 [patent_app_country] => US [patent_app_date] => 2010-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 13571 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20100171150.pdf [firstpage_image] =>[orig_patent_app_number] => 12724656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6633590 [patent_doc_number] => 20100173465 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-08 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING SILICIDE TRANSISTORS AND NON-SILICIDE TRANSISTORS FORMED ON THE SAME SUBSTRATE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/724811 [patent_app_country] => US [patent_app_date] => 2010-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6117 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0173/20100173465.pdf [firstpage_image] =>[orig_patent_app_number] => 12724811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8835050 [patent_doc_number] => 08450807 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-28 [patent_title] => 'MOSFETs with reduced contact resistance' [patent_app_type] => utility [patent_app_number] => 12/719934 [patent_app_country] => US [patent_app_date] => 2010-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6629 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12719934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8969112 [patent_doc_number] => 08507926 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-08-13 [patent_title] => 'Light emitting diode package' [patent_app_type] => utility [patent_app_number] => 12/659419 [patent_app_country] => US [patent_app_date] => 2010-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3277 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12659419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8797550 [patent_doc_number] => 08436422 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-07 [patent_title] => 'Tunneling field-effect transistor with direct tunneling for enhanced tunneling current' [patent_app_type] => utility [patent_app_number] => 12/719697 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 4938 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12719697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6231278 [patent_doc_number] => 20100264491 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-21 [patent_title] => 'HIGH BREAKDOWN VOLTAGE SEMICONDUCTOR DEVICE AND HIGH VOLTAGE INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/719541 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8610 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0264/20100264491.pdf [firstpage_image] =>[orig_patent_app_number] => 12719541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9154135 [patent_doc_number] => 08587042 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-19 [patent_title] => 'Magnetoresistive random access memory device' [patent_app_type] => utility [patent_app_number] => 12/719729 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 3812 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12719729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6083694 [patent_doc_number] => 20110215404 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-08 [patent_title] => 'Method and Apparatus of Forming ESD Protection Device' [patent_app_type] => utility [patent_app_number] => 12/719720 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5321 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20110215404.pdf [firstpage_image] =>[orig_patent_app_number] => 12719720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6231276 [patent_doc_number] => 20100264489 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-21 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/719475 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8516 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0264/20100264489.pdf [firstpage_image] =>[orig_patent_app_number] => 12719475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8340033 [patent_doc_number] => 08241956 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Semiconductor device and method of forming wafer level multi-row etched lead package' [patent_app_type] => utility [patent_app_number] => 12/719476 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 30 [patent_no_of_words] => 7066 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12719476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6555881 [patent_doc_number] => 20100289032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-18 [patent_title] => 'DIFFUSED JUNCTION TERMINATION STRUCTURES FOR SILICON CARBIDE DEVICES AND METHODS OF FABRICATING SILICON CARBIDE DEVICES INCORPORATING SAME' [patent_app_type] => utility [patent_app_number] => 12/719497 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7114 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20100289032.pdf [firstpage_image] =>[orig_patent_app_number] => 12719497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5972614 [patent_doc_number] => 20110068384 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'Semiconductor Device Comprising Buried Word Lines' [patent_app_type] => utility [patent_app_number] => 12/719493 [patent_app_country] => US [patent_app_date] => 2010-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 54 [patent_no_of_words] => 13454 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20110068384.pdf [firstpage_image] =>[orig_patent_app_number] => 12719493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6280637 [patent_doc_number] => 20100155943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'SEMICONDUCTOR CHIP USED IN FLIP CHIP PROCESS' [patent_app_type] => utility [patent_app_number] => 12/715523 [patent_app_country] => US [patent_app_date] => 2010-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3187 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20100155943.pdf [firstpage_image] =>[orig_patent_app_number] => 12715523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8543256 [patent_doc_number] => 08318545 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-27 [patent_title] => 'Method of making a mounted gallium nitride device' [patent_app_type] => utility [patent_app_number] => 12/695983 [patent_app_country] => US [patent_app_date] => 2010-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1717 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12695983 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9232673 [patent_doc_number] => 08597976 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-03 [patent_title] => 'Multilevel-cell memory structures employing multi-memory layers with tungsten oxides and manufacturing method' [patent_app_type] => utility [patent_app_number] => 12/683007 [patent_app_country] => US [patent_app_date] => 2010-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5070 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12683007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8257526 [patent_doc_number] => 08207004 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-26 [patent_title] => 'Method and structure for forming a gyroscope and accelerometer' [patent_app_type] => utility [patent_app_number] => 12/620872 [patent_app_country] => US [patent_app_date] => 2009-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 60 [patent_no_of_words] => 10409 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12620872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6271835 [patent_doc_number] => 20100117115 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR LIGHT EMITTING ELEMENT, AND SEMICONDUCTOR LIGHT EMITTING ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/614536 [patent_app_country] => US [patent_app_date] => 2009-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8549 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20100117115.pdf [firstpage_image] =>[orig_patent_app_number] => 12614536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6383326 [patent_doc_number] => 20100176440 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-15 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 12/615120 [patent_app_country] => US [patent_app_date] => 2009-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 11621 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20100176440.pdf [firstpage_image] =>[orig_patent_app_number] => 12615120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6489777 [patent_doc_number] => 20100009509 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'DUAL-DAMASCENE PROCESS TO FABRICATE THICK WIRE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/564482 [patent_app_country] => US [patent_app_date] => 2009-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6297 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20100009509.pdf [firstpage_image] =>[orig_patent_app_number] => 12564482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8802847 [patent_doc_number] => 08441123 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-05-14 [patent_title] => 'Semiconductor device with metal dam and fabricating method' [patent_app_type] => utility [patent_app_number] => 12/540593 [patent_app_country] => US [patent_app_date] => 2009-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3678 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12540593 [rel_patent_id] =>[rel_patent_doc_number] =>)