Nga Doan

Array ( [id] => 6489777 [patent_doc_number] => 20100009509 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'DUAL-DAMASCENE PROCESS TO FABRICATE THICK WIRE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/564482 [patent_app_country] => US [patent_app_date] => 2009-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6297 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20100009509.pdf [firstpage_image] =>[orig_patent_app_number] => 12564482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8802847 [patent_doc_number] => 08441123 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-05-14 [patent_title] => 'Semiconductor device with metal dam and fabricating method' [patent_app_type] => utility [patent_app_number] => 12/540593 [patent_app_country] => US [patent_app_date] => 2009-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3678 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12540593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6216082 [patent_doc_number] => 20100052138 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'RESIN MOLDED SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/539939 [patent_app_country] => US [patent_app_date] => 2009-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2378 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20100052138.pdf [firstpage_image] =>[orig_patent_app_number] => 12539939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8642487 [patent_doc_number] => 08367470 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Semiconductor device and method of forming cavity in build-up interconnect structure for short signal path between die' [patent_app_type] => utility [patent_app_number] => 12/537824 [patent_app_country] => US [patent_app_date] => 2009-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 31 [patent_no_of_words] => 6772 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12537824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6193021 [patent_doc_number] => 20110024775 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-03 [patent_title] => 'Methods for and devices made using multiple stage growths' [patent_app_type] => utility [patent_app_number] => 12/462277 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6243 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20110024775.pdf [firstpage_image] =>[orig_patent_app_number] => 12462277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9286833 [patent_doc_number] => 08643164 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-04 [patent_title] => 'Package-on-package technology for fan-out wafer-level packaging' [patent_app_type] => utility [patent_app_number] => 12/512313 [patent_app_country] => US [patent_app_date] => 2009-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 45 [patent_no_of_words] => 12981 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12512313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6519476 [patent_doc_number] => 20100230826 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'INTEGRATED CIRCUIT PACKAGE ASSEMBLY AND PACKAGING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/507154 [patent_app_country] => US [patent_app_date] => 2009-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1156 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20100230826.pdf [firstpage_image] =>[orig_patent_app_number] => 12507154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6519262 [patent_doc_number] => 20100123235 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'PACKAGE ON PACKAGE SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 12/506593 [patent_app_country] => US [patent_app_date] => 2009-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3385 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20100123235.pdf [firstpage_image] =>[orig_patent_app_number] => 12506593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6503120 [patent_doc_number] => 20100013082 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-21 [patent_title] => 'CHIP PACKAGE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/506278 [patent_app_country] => US [patent_app_date] => 2009-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 58 [patent_figures_cnt] => 58 [patent_no_of_words] => 51979 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20100013082.pdf [firstpage_image] =>[orig_patent_app_number] => 12506278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6433210 [patent_doc_number] => 20100187677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'WAFER LEVEL PACKAGE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/504143 [patent_app_country] => US [patent_app_date] => 2009-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 4914 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20100187677.pdf [firstpage_image] =>[orig_patent_app_number] => 12504143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4574718 [patent_doc_number] => 07859016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-28 [patent_title] => 'Thin film semiconductor device, polycrystalline semiconductor thin film production process and production apparatus' [patent_app_type] => utility [patent_app_number] => 12/498692 [patent_app_country] => US [patent_app_date] => 2009-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 36 [patent_no_of_words] => 9349 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/859/07859016.pdf [firstpage_image] =>[orig_patent_app_number] => 12498692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6590938 [patent_doc_number] => 20100001328 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-07 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING AN ANTI-PAD PEELING-OFF STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/498724 [patent_app_country] => US [patent_app_date] => 2009-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10510 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20100001328.pdf [firstpage_image] =>[orig_patent_app_number] => 12498724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6464317 [patent_doc_number] => 20100007007 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'SEMICONDUCTOR PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/496819 [patent_app_country] => US [patent_app_date] => 2009-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5806 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20100007007.pdf [firstpage_image] =>[orig_patent_app_number] => 12496819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6418994 [patent_doc_number] => 20100167471 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'REDUCING WARPAGE FOR FAN-OUT WAFER LEVEL PACKAGING' [patent_app_type] => utility [patent_app_number] => 12/495734 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7857 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20100167471.pdf [firstpage_image] =>[orig_patent_app_number] => 12495734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9166607 [patent_doc_number] => 08592284 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-26 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/495070 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 28 [patent_no_of_words] => 8676 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12495070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5495918 [patent_doc_number] => 20090263946 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'Device Having Pocketless Regions and Methods of Making the Device' [patent_app_type] => utility [patent_app_number] => 12/493824 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4497 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20090263946.pdf [firstpage_image] =>[orig_patent_app_number] => 12493824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327558 [patent_doc_number] => 20100327314 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'Insulated Gate Bipolar Transistor (IGBT) Collector Formed with Ge/A1 and Production Method' [patent_app_type] => utility [patent_app_number] => 12/493226 [patent_app_country] => US [patent_app_date] => 2009-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3935 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20100327314.pdf [firstpage_image] =>[orig_patent_app_number] => 12493226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7740313 [patent_doc_number] => 08105902 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-31 [patent_title] => 'Semiconductor device with vertical transistor and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/493176 [patent_app_country] => US [patent_app_date] => 2009-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 24 [patent_no_of_words] => 6676 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/105/08105902.pdf [firstpage_image] =>[orig_patent_app_number] => 12493176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6348185 [patent_doc_number] => 20100330731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'METHOD TO FORM A THIN SEMICONDUCTOR LAMINA ADHERED TO A FLEXIBLE SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 12/493195 [patent_app_country] => US [patent_app_date] => 2009-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6519 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0330/20100330731.pdf [firstpage_image] =>[orig_patent_app_number] => 12493195 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6392831 [patent_doc_number] => 20100163974 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'SEMICONDUCTOR DEVICE WITH VERTICAL CHANNEL TRANSISTOR AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/492831 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2339 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20100163974.pdf [firstpage_image] =>[orig_patent_app_number] => 12492831 [rel_patent_id] =>[rel_patent_doc_number] =>)